SlideShare a Scribd company logo
IMAGE CAPTURE, PROCESSING AND TRANSFER VIA
ETHERNET UNDER CONTROL OF MATLAB GUI, USING
TI TMS320C6713 DSP & ITS DSK_EYE DAUTERCARD
Christopher Diamantopoulos
Spiros Oikonomou
University of Patras, June 2015 || rev 1.2
> TI TMS320C6713 DSP_
The TMS320C6713 device belongs to the floating-point DSP
generation in the TMS320C6000™ DSP platform. The C6713
device is based on the high-performance, advanced very-
long-instruction-word (VLIW) architecture developed by
Texas Instruments (TI)
HARDWARE
SOFTWARE
GUI
TESTING
2
The TMS320C6713 device belongs to the floating-point DSP
generation in the TMS320C6000™ DSP platform. The C6713
device is based on the high-performance, advanced very-
long-instruction-word (VLIW) architecture developed by
Texas Instruments (TI)
 Feature highlights
 Eight 32-Bit Instructions/Cycle
 32/64-Bit Data Word
 225-, 200-MHz (GDP), and 200-, 167-MHz (PYP) Clock
Rates
 4.4-, 5-, 6-Instruction Cycle Times
 1800/1350, 1600/1200, and 1336/1000 MIPS /MFLOPS
 Highly Optimized C/C++ Compiler
 Two ALUs (Fixed-Point)
 Four ALUs (Floating- and Fixed-Point)
 Two Multipliers (Floating- and Fixed-Point)
 Load-Store Architecture With 32 32-Bit General-Purpose
Registers
 32-Bit External Memory Interface (EMIF)
• Glueless Interface to SRAM, EPROM, Flash, SBSRAM,
and SDRAM
• 512M-Byte Total Addressable External Memory Space
 Two Inter-Integrated Circuit Bus (I2C Bus™) Multi-Master
and Slave Interfaces
 Two Multichannel Buffered Serial Ports
• Serial-Peripheral-Interface (SPI)
> TI TMS320C6713 DSP_
HARDWARE
SOFTWARE
GUI
TESTING
3
> bitec dsk eye gigabit daughtercard_
The DSKeye gigabit from Bitec is a TI DSK daughterboard
gathering the latest FPGA technology, a 5.2 mega pixel
camera and user configurable interface options to deliver
a Smart Camera system for development and research at a
fraction of the cost normally associated with such
technology.
HARDWARE
SOFTWARE
GUI
TESTING
4
The DSKeye gigabit from Bitec is a TI DSK daughterboard
gathering the latest FPGA technology, a 5.2 mega pixel
camera and user configurable interface options to deliver
a Smart Camera system for development and research at a
fraction of the cost normally associated with such
technology.
 Feature highlights
 ASIXTM AX88180 + Marvell 88E1111
 Compatible with IEEE802.3, IEEE802.3u and 802.3ab
standards
 Support 10/100/1000Mbps data rate
 Support full duplex operation with 1000Mbps
 Support full and half duplex operations with 10/100
Mbps
 Support Wake-on-LAN function
 Cyclone II EP2C8
 8256 logic elements
 165888 RAM bits
 Large capacity for user defined signal processing logic
> bitec dsk eye gigabit daughtercard_
HARDWARE
SOFTWARE
GUI
TESTING
5
The DSKeye gigabit from Bitec is a TI DSK daughterboard
gathering the latest FPGA technology, a 5.2 mega pixel
camera and user configurable interface options to deliver
a Smart Camera system for development and research at a
fraction of the cost normally associated with such
technology.
 LWIP TCP/IP stack
• A port of the lwIP stack is included with the DSK-EYE
gigabit. This port allows users to write TCP compatible
applications using a set of APIs. At the highest level,
the user can choose to access the TCP stack using the
standard Berkley sockets interface.
• TCP/IP parameters such as the MAC and IP address etc.
can be modified in lwip_NetStart.c file. Default IP and
MAC parameters are the following:
IP4_ADDR(&gw, 192,168,11,1);
IP4_ADDR(&ipaddr, 192,168,11,33);
IP4_ADDR(&netmask, 255,255,255,0);
> bitec dsk eye gigabit daughtercard_
HARDWARE
SOFTWARE
GUI
TESTING
6
> Omnivision ov5610 cmos sensor_
The OV5610 (color) CAMERACHIPTM is a high performance 5.17
mega-pixel sensor for digital still image and video
camera products
HARDWARE
SOFTWARE
GUI
TESTING
7
The OV5610 (color) CAMERACHIPTM is a high performance 5.17
mega-pixel sensor for digital still image and video
camera products
 Feature highlights
 Array size:
• QSXGA (2592x1944)
• SXGA (1280x960)
• VGA (640x480)
• HF (320x200)
 Optical black level calibration
 Video or snapshot operations
 Programmable/Auto Exposure and Gain Control
 Programmable/Auto White Balance Control
 Horizontal and vertical sub-sampling (4:2 and 4:2)
 High frame rate output mode
 Programmable image windowing/zooming/panning
 Variable frame rate control
 On-chip R/G/B Channel and Luminance Average Counter
 Internal/External frame synchronization
 Serial bus interface
 Power-on reset and power-down modes
> Omnivision ov5610 cmos sensor_
HARDWARE
SOFTWARE
GUI
TESTING
8
The OV5610 (color) CAMERACHIPTM is a high performance 5.17
mega-pixel sensor for digital still image and video
camera products
 Image encoding
The camera image is encoded in a Bayer pattern.
 OV5610 API
A limited API exists for the OV5610 camera chip. This API
is used by the DSK-EYE API but is also accessible for
user applications. A series of MACROS are available which
allow easy access to the internal registers of the
camera.
> Omnivision ov5610 cmos sensor_
HARDWARE
SOFTWARE
GUI
TESTING
9
I²C (Inter-Integrated Circuit), is a multi-master, multi-
slave, single-ended, serial computer bus invented by
Philips Semiconductor (now NXP Semiconductors). It is
typically used for attaching lower-speed peripheral ICs
to processors and microcontrollers.
"I2C" by en:user:Cburnett - Own work made with. Inkscape Licensed under CC BY-SA
3.0 via Wikimedia Commons
 Main advantages
 uses only two bidirectional open-drain lines, Serial
Data Line (SDA) and Serial Clock Line (SCL)
 ACK (acknowledged) bit for an address, ensures that
data are sent
 Main disdvantages
 maximum number of nodes is limited by the address space
and by the total bus capacitance
 shared bus hanging for malfunctioning devices
> i2c protocol_
HARDWARE
SOFTWARE
GUI
TESTING
10
Code Composer Studio is an integrated development
environment (IDE) that supports TI's Processors. It
comprises a suite of tools used to develop and debug
embedded applications. It includes an optimizing C/C++
compiler, source code editor, project build environment,
debugger, profiler, and many other features.
HARDWARE
SOFTWARE
GUI
TESTING
> Code comporer studio_
11
Code Composer Studio is an integrated development
environment (IDE) that supports TI's Processors. It
comprises a suite of tools used to develop and debug
embedded applications. It includes an optimizing C/C++
compiler, source code editor, project build environment,
debugger, profiler, and many other features.
 Project migration & building process
 dsk6713_webview.pjt web server example project was used
as base. It is built for CCS 3.1 and it utilizes two
dependent projects:
• DSK6713_camera.pjt: generates the camera library file
DSK6713_camera.lib compiling three c programs (i2c.c,
ov5610.c & dskeye.c)
• DSK6713_LWIP.pjt: generates the communication library
file DSK6713_lwip.lib compiling a bunch of c programs
 DSP/BIOS configuration file was converted from .cdb
format to .tcf, using the provided tool
cdb2tcf.exe (the generated file replaced the old one
under DSP/BIOS Config project branch)
HARDWARE
SOFTWARE
GUI
TESTING
> Code comporer studio_
12
Code Composer Studio is an integrated development
environment (IDE) that supports TI's Processors. It
comprises a suite of tools used to develop and debug
embedded applications. It includes an optimizing C/C++
compiler, source code editor, project build environment,
debugger, profiler, and many other features.
 Project migration & building process
 C programming
> Code comporer studio_
HARDWARE
SOFTWARE
GUI
TESTING
DIPeth.c
This is the main program. It opens TCP connection & listens to
port 80 for incoming characters. An extensive case statement
triggers all the appropriate processes.
Image_Processing_API.c
Handles all Image Processing
functions, such as space
conversions, histogram
manipulation or image
filtering
System_Design_API.c
Handles OV5610 register R/W
functions & image transfers
13
Code Composer Studio is an integrated development
environment (IDE) that supports TI's Processors. It
comprises a suite of tools used to develop and debug
embedded applications. It includes an optimizing C/C++
compiler, source code editor, project build environment,
debugger, profiler, and many other features.
 Project migration & building process
 Build options of the main project were modified and
.out file was generated after project build process:
• compiler settings
• linker settings
• main program (DIPeth.c) optimization of execution
> Code comporer studio_
-o1 -
fr"C:CCStudio_v3.3MyProjectsDSK_EYEexampleswebviewDSK6713Deb
ug" -i"$(Proj_dir)......srclwipcommonarchC6xinclude" -
i"$(Proj_dir)......srclwipcommonlwipsrcincludeipv4" -
i"$(Proj_dir)......srclwipcommonlwipsrcinclude" -d"_DEBUG"
-d"CHIP_6713" -ml3 -mv6700
-c -m".Debugdsk6713_webview.map" -o".Debugdsk6713_webview.out" -
w -x
HARDWARE
SOFTWARE
GUI
TESTING
Project level options
And -o3
And Not -o1
14
Bayer colour filter array is a popular format for digital
acquisition of colour images. Half of the total number of
pixels are green (G), while a quarter of the total number
is assigned to both red (R) and blue (B).
 Four possible interpolating cases
 the value for the blue component on a shaded G pixel
 will be the average of the blue pixels, while the value
for the red component will be the average of the two
red pixels
 For the value of the blue component to be interpolated
for a R pixel. we take the average of the four nearest
blue pixels cornering the R pixel
 Similarly, to determine the value of the red component
on a B pixel we take the average of the four nearest
red pixels cornering the B pixel
> Bayer to rgb conversion_
HARDWARE
SOFTWARE
GUI
TESTING
15
Bayer colour filter array is a popular format for digital
acquisition of colour images. Half of the total number of
pixels are green (G), while a quarter of the total number
is assigned to both red (R) and blue (B).
 Two possible G component interpolating cases
* For faster execution, the third calculation could be used for
both cases
> Bayer to rgb conversion_
HARDWARE
SOFTWARE
GUI
TESTING
16
The Transmission Control Protocol provides a
communication service at an intermediate level between an
application program and the Internet Protocol. It
provides host-to-host connectivity at the Transport Layer
of the Internet model. At the transport layer, the
protocol handles all handshaking and transmission details
and presents an abstraction of the network connection to
the application.
"Tcp state diagram fixed new" by Scil100. Licensed under CC BY-SA 3.0 via Wikimedia Commons
> Tcp socket connection_
HARDWARE
SOFTWARE
GUI
TESTING
17
The Transmission Control Protocol provides a
communication service at an intermediate level between an
application program and the Internet Protocol. It
provides host-to-host connectivity at the Transport Layer
of the Internet model. At the transport layer, the
protocol handles all handshaking and transmission details
and presents an abstraction of the network connection to
the application.
 Sent bytestream
image from http://www.slideshare.net/aswinkartick/mk-ppt-chapter-5
302700 x 3 bytes
> Tcp socket connection_
HARDWARE
SOFTWARE
GUI
TESTING
18
Y′CbCr, is a family of color spaces used as a part of the
color image pipeline in video and digital photography
systems. Y′ is the luma component and Cb and Cr are the
blue-difference and red-difference chroma components.
Y′CbCr is not an absolute color space. Rather, it is a
way of encoding RGB information.
 Colour space for processing
"CCD" by LionDoc - Own work. Licensed under Public Domain via Wikimedia Commons
> Image processing_
HARDWARE
SOFTWARE
GUI
TESTING
19
GUIs provide point-and-click control of software
applications, eliminating the need to type commands in
order to run the application.
> Graphical user interface_
HARDWARE
SOFTWARE
GUI
TESTING
20
GUIs provide point-and-click control of software
applications, eliminating the need to type commands in
order to run the application.
 Feature highlights
 User-friendly interface
 Explanatory tooltips & dialogs
 Communication error handling ability
 Standalone executable application (no need for running
MATLAB instance)
> Graphical user interface_
HARDWARE
SOFTWARE
GUI
TESTING
21
1 2
5
8
6 7
3
4
GUIs provide point-and-click control of software
applications, eliminating the need to type commands in
order to run the application.
 GUI v.0.2.0 sections
 CAPTURED IMAGE  PROCESSED IMAGE
 INFORMATIVE CONSOLE  DSK CONTROL (CCS LINK)
 CAPTURE BUTTON  SENSOR ADJUSTMENTS
 IMAGE PROCESSING BUTTONS  SENSOR RESET
> Graphical user interface_
HARDWARE
SOFTWARE
GUI
TESTING
22
Regarding the captured image bytestream, the GUI handles
the image by splitting the colour components accordingly
in three 640x480 matrices. In case of a grayscale image,
the procedure simplified in a 640x480 matrix fill.
 Colour image construction
> Image composition_
HARDWARE
SOFTWARE
GUI
TESTING
23
480 px
640 px
480 px
640 px
System was tested in laboratory under various lighting
conditions. Captured frames satisfied several concepts
(places, low-light room, bright displays etc).
 System setup
 PC network adapter was set appropriately
 DSP board was connected to PC via CAT 5 Ethernet cable
> System testing_
HARDWARE
SOFTWARE
GUI
TESTING
24
System was tested in laboratory under various lighting
conditions. Captured frames satisfied several concepts
(places, low-light room, bright displays etc).
 Image processing samples
• RGB2Grayscale
• Edge detection
> System testing_
HARDWARE
SOFTWARE
GUI
TESTING
25
System was tested in laboratory under various lighting
conditions. Captured frames satisfied several concepts
(places, low-light room, bright displays etc).
 Image processing samples
• White balance
• Histogram inversion
> System testing_
HARDWARE
SOFTWARE
GUI
TESTING
26
System was tested in laboratory under various lighting
conditions. Captured frames satisfied several concepts
(places, low-light room, bright displays etc).
 Image processing samples
• Sharp image
• Blue channel adjustment
> System testing_
HARDWARE
SOFTWARE
GUI
TESTING
27

More Related Content

What's hot

SoC: System On Chip
SoC: System On ChipSoC: System On Chip
SoC: System On Chip
Santosh Verma
 
Leland Hamilton120320
Leland Hamilton120320Leland Hamilton120320
Leland Hamilton120320
lelandhamilton
 
Software hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq socSoftware hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq soc
Hossam Hassan
 
Getting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testingGetting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testing
RISC-V International
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro Presentation
Altera Corporation
 
Performance Verification for ESL Design Methodology from AADL Models
Performance Verification for ESL Design Methodology from AADL ModelsPerformance Verification for ESL Design Methodology from AADL Models
Performance Verification for ESL Design Methodology from AADL Models
Space Codesign
 
H.263 Video Codec
H.263 Video CodecH.263 Video Codec
H.263 Video Codec
Kavisha Miyan
 
Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015Richard Bronson
 
Energy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systemsEnergy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systems
Deepak Shankar
 
HARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHarish Kumar S
 
System Design on Zynq using SDSoC
System Design on Zynq using SDSoCSystem Design on Zynq using SDSoC
System Design on Zynq using SDSoC
Sundance Multiprocessor Technology Ltd.
 
SDVIs and In-Situ Visualization on TACC's Stampede
SDVIs and In-Situ Visualization on TACC's StampedeSDVIs and In-Situ Visualization on TACC's Stampede
SDVIs and In-Situ Visualization on TACC's Stampede
Intel® Software
 
Embedded C workshop
Embedded C workshopEmbedded C workshop
Embedded C workshop
Mostafa El-koumy
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
Intel® Software
 
RISC-V & SoC Architectural Exploration for AI and ML Accelerators
RISC-V & SoC Architectural Exploration for AI and ML AcceleratorsRISC-V & SoC Architectural Exploration for AI and ML Accelerators
RISC-V & SoC Architectural Exploration for AI and ML Accelerators
RISC-V International
 

What's hot (20)

Resume
ResumeResume
Resume
 
CV_Arshad_21June16
CV_Arshad_21June16CV_Arshad_21June16
CV_Arshad_21June16
 
SoC: System On Chip
SoC: System On ChipSoC: System On Chip
SoC: System On Chip
 
Leland Hamilton120320
Leland Hamilton120320Leland Hamilton120320
Leland Hamilton120320
 
Software hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq socSoftware hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq soc
 
Rashmi_Palakkal_CV
Rashmi_Palakkal_CVRashmi_Palakkal_CV
Rashmi_Palakkal_CV
 
Getting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testingGetting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testing
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro Presentation
 
Performance Verification for ESL Design Methodology from AADL Models
Performance Verification for ESL Design Methodology from AADL ModelsPerformance Verification for ESL Design Methodology from AADL Models
Performance Verification for ESL Design Methodology from AADL Models
 
H.263 Video Codec
H.263 Video CodecH.263 Video Codec
H.263 Video Codec
 
Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015
 
Energy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systemsEnergy efficient AI workload partitioning on multi-core systems
Energy efficient AI workload partitioning on multi-core systems
 
Hemanth_Krishnan_resume
Hemanth_Krishnan_resumeHemanth_Krishnan_resume
Hemanth_Krishnan_resume
 
HARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SW
 
System Design on Zynq using SDSoC
System Design on Zynq using SDSoCSystem Design on Zynq using SDSoC
System Design on Zynq using SDSoC
 
Resume
ResumeResume
Resume
 
SDVIs and In-Situ Visualization on TACC's Stampede
SDVIs and In-Situ Visualization on TACC's StampedeSDVIs and In-Situ Visualization on TACC's Stampede
SDVIs and In-Situ Visualization on TACC's Stampede
 
Embedded C workshop
Embedded C workshopEmbedded C workshop
Embedded C workshop
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
 
RISC-V & SoC Architectural Exploration for AI and ML Accelerators
RISC-V & SoC Architectural Exploration for AI and ML AcceleratorsRISC-V & SoC Architectural Exploration for AI and ML Accelerators
RISC-V & SoC Architectural Exploration for AI and ML Accelerators
 

Similar to IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB GUI, USING TI TMS320C6713 DSP & ITS DSK_EYE DAUTERCARD

My Profile
My ProfileMy Profile
My Profile
Shibasis Ganguly
 
DACHSview++features
DACHSview++featuresDACHSview++features
DACHSview++featuresA. Steinhoff
 
Henry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_newHenry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_new
Henry Sun
 
Srikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latestSrikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latestSrikanth Pilli
 
Introduction to Software Defined Visualization (SDVis)
Introduction to Software Defined Visualization (SDVis)Introduction to Software Defined Visualization (SDVis)
Introduction to Software Defined Visualization (SDVis)
Intel® Software
 
AXONIM 2018 industrial automation technical support
AXONIM 2018 industrial automation technical supportAXONIM 2018 industrial automation technical support
AXONIM 2018 industrial automation technical support
Vitaliy Bozhkov ✔
 
“Seamless Deployment of Multimedia and Machine Learning Applications at the E...
“Seamless Deployment of Multimedia and Machine Learning Applications at the E...“Seamless Deployment of Multimedia and Machine Learning Applications at the E...
“Seamless Deployment of Multimedia and Machine Learning Applications at the E...
Edge AI and Vision Alliance
 
Dsp lab manual 15 11-2016
Dsp lab manual 15 11-2016Dsp lab manual 15 11-2016
Dsp lab manual 15 11-2016
Gopinath.B.L Naidu
 
Plan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certificationPlan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certification
Massimo Talia
 
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
Edge AI and Vision Alliance
 
Re-Vision stack presentation
Re-Vision stack presentationRe-Vision stack presentation
Re-Vision stack presentation
Sundance Multiprocessor Technology Ltd.
 
William Impey CV
William Impey CVWilliam Impey CV
William Impey CVWill Impey
 
Accelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to CloudAccelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to Cloud
Rebekah Rodriguez
 

Similar to IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB GUI, USING TI TMS320C6713 DSP & ITS DSK_EYE DAUTERCARD (20)

My Profile
My ProfileMy Profile
My Profile
 
DACHSview++features
DACHSview++featuresDACHSview++features
DACHSview++features
 
Resume_Pratik
Resume_PratikResume_Pratik
Resume_Pratik
 
Rashmi_Resume
Rashmi_ResumeRashmi_Resume
Rashmi_Resume
 
Henry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_newHenry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_new
 
Ankit sarin
Ankit sarinAnkit sarin
Ankit sarin
 
Srikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latestSrikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latest
 
Introduction to Software Defined Visualization (SDVis)
Introduction to Software Defined Visualization (SDVis)Introduction to Software Defined Visualization (SDVis)
Introduction to Software Defined Visualization (SDVis)
 
AXONIM 2018 industrial automation technical support
AXONIM 2018 industrial automation technical supportAXONIM 2018 industrial automation technical support
AXONIM 2018 industrial automation technical support
 
VenutoResume
VenutoResumeVenutoResume
VenutoResume
 
“Seamless Deployment of Multimedia and Machine Learning Applications at the E...
“Seamless Deployment of Multimedia and Machine Learning Applications at the E...“Seamless Deployment of Multimedia and Machine Learning Applications at the E...
“Seamless Deployment of Multimedia and Machine Learning Applications at the E...
 
Introduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSPIntroduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSP
 
Dsp lab manual 15 11-2016
Dsp lab manual 15 11-2016Dsp lab manual 15 11-2016
Dsp lab manual 15 11-2016
 
Plan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certificationPlan with confidence: Route to a successful Do178c multicore certification
Plan with confidence: Route to a successful Do178c multicore certification
 
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
 
Re-Vision stack presentation
Re-Vision stack presentationRe-Vision stack presentation
Re-Vision stack presentation
 
Resume_Basith
Resume_BasithResume_Basith
Resume_Basith
 
kripashree
kripashreekripashree
kripashree
 
William Impey CV
William Impey CVWilliam Impey CV
William Impey CV
 
Accelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to CloudAccelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to Cloud
 

Recently uploaded

H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
space technology lecture notes on satellite
space technology lecture notes on satellitespace technology lecture notes on satellite
space technology lecture notes on satellite
ongomchris
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 

Recently uploaded (20)

H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
space technology lecture notes on satellite
space technology lecture notes on satellitespace technology lecture notes on satellite
space technology lecture notes on satellite
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 

IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB GUI, USING TI TMS320C6713 DSP & ITS DSK_EYE DAUTERCARD

  • 1. IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB GUI, USING TI TMS320C6713 DSP & ITS DSK_EYE DAUTERCARD Christopher Diamantopoulos Spiros Oikonomou University of Patras, June 2015 || rev 1.2
  • 2. > TI TMS320C6713 DSP_ The TMS320C6713 device belongs to the floating-point DSP generation in the TMS320C6000™ DSP platform. The C6713 device is based on the high-performance, advanced very- long-instruction-word (VLIW) architecture developed by Texas Instruments (TI) HARDWARE SOFTWARE GUI TESTING 2
  • 3. The TMS320C6713 device belongs to the floating-point DSP generation in the TMS320C6000™ DSP platform. The C6713 device is based on the high-performance, advanced very- long-instruction-word (VLIW) architecture developed by Texas Instruments (TI)  Feature highlights  Eight 32-Bit Instructions/Cycle  32/64-Bit Data Word  225-, 200-MHz (GDP), and 200-, 167-MHz (PYP) Clock Rates  4.4-, 5-, 6-Instruction Cycle Times  1800/1350, 1600/1200, and 1336/1000 MIPS /MFLOPS  Highly Optimized C/C++ Compiler  Two ALUs (Fixed-Point)  Four ALUs (Floating- and Fixed-Point)  Two Multipliers (Floating- and Fixed-Point)  Load-Store Architecture With 32 32-Bit General-Purpose Registers  32-Bit External Memory Interface (EMIF) • Glueless Interface to SRAM, EPROM, Flash, SBSRAM, and SDRAM • 512M-Byte Total Addressable External Memory Space  Two Inter-Integrated Circuit Bus (I2C Bus™) Multi-Master and Slave Interfaces  Two Multichannel Buffered Serial Ports • Serial-Peripheral-Interface (SPI) > TI TMS320C6713 DSP_ HARDWARE SOFTWARE GUI TESTING 3
  • 4. > bitec dsk eye gigabit daughtercard_ The DSKeye gigabit from Bitec is a TI DSK daughterboard gathering the latest FPGA technology, a 5.2 mega pixel camera and user configurable interface options to deliver a Smart Camera system for development and research at a fraction of the cost normally associated with such technology. HARDWARE SOFTWARE GUI TESTING 4
  • 5. The DSKeye gigabit from Bitec is a TI DSK daughterboard gathering the latest FPGA technology, a 5.2 mega pixel camera and user configurable interface options to deliver a Smart Camera system for development and research at a fraction of the cost normally associated with such technology.  Feature highlights  ASIXTM AX88180 + Marvell 88E1111  Compatible with IEEE802.3, IEEE802.3u and 802.3ab standards  Support 10/100/1000Mbps data rate  Support full duplex operation with 1000Mbps  Support full and half duplex operations with 10/100 Mbps  Support Wake-on-LAN function  Cyclone II EP2C8  8256 logic elements  165888 RAM bits  Large capacity for user defined signal processing logic > bitec dsk eye gigabit daughtercard_ HARDWARE SOFTWARE GUI TESTING 5
  • 6. The DSKeye gigabit from Bitec is a TI DSK daughterboard gathering the latest FPGA technology, a 5.2 mega pixel camera and user configurable interface options to deliver a Smart Camera system for development and research at a fraction of the cost normally associated with such technology.  LWIP TCP/IP stack • A port of the lwIP stack is included with the DSK-EYE gigabit. This port allows users to write TCP compatible applications using a set of APIs. At the highest level, the user can choose to access the TCP stack using the standard Berkley sockets interface. • TCP/IP parameters such as the MAC and IP address etc. can be modified in lwip_NetStart.c file. Default IP and MAC parameters are the following: IP4_ADDR(&gw, 192,168,11,1); IP4_ADDR(&ipaddr, 192,168,11,33); IP4_ADDR(&netmask, 255,255,255,0); > bitec dsk eye gigabit daughtercard_ HARDWARE SOFTWARE GUI TESTING 6
  • 7. > Omnivision ov5610 cmos sensor_ The OV5610 (color) CAMERACHIPTM is a high performance 5.17 mega-pixel sensor for digital still image and video camera products HARDWARE SOFTWARE GUI TESTING 7
  • 8. The OV5610 (color) CAMERACHIPTM is a high performance 5.17 mega-pixel sensor for digital still image and video camera products  Feature highlights  Array size: • QSXGA (2592x1944) • SXGA (1280x960) • VGA (640x480) • HF (320x200)  Optical black level calibration  Video or snapshot operations  Programmable/Auto Exposure and Gain Control  Programmable/Auto White Balance Control  Horizontal and vertical sub-sampling (4:2 and 4:2)  High frame rate output mode  Programmable image windowing/zooming/panning  Variable frame rate control  On-chip R/G/B Channel and Luminance Average Counter  Internal/External frame synchronization  Serial bus interface  Power-on reset and power-down modes > Omnivision ov5610 cmos sensor_ HARDWARE SOFTWARE GUI TESTING 8
  • 9. The OV5610 (color) CAMERACHIPTM is a high performance 5.17 mega-pixel sensor for digital still image and video camera products  Image encoding The camera image is encoded in a Bayer pattern.  OV5610 API A limited API exists for the OV5610 camera chip. This API is used by the DSK-EYE API but is also accessible for user applications. A series of MACROS are available which allow easy access to the internal registers of the camera. > Omnivision ov5610 cmos sensor_ HARDWARE SOFTWARE GUI TESTING 9
  • 10. I²C (Inter-Integrated Circuit), is a multi-master, multi- slave, single-ended, serial computer bus invented by Philips Semiconductor (now NXP Semiconductors). It is typically used for attaching lower-speed peripheral ICs to processors and microcontrollers. "I2C" by en:user:Cburnett - Own work made with. Inkscape Licensed under CC BY-SA 3.0 via Wikimedia Commons  Main advantages  uses only two bidirectional open-drain lines, Serial Data Line (SDA) and Serial Clock Line (SCL)  ACK (acknowledged) bit for an address, ensures that data are sent  Main disdvantages  maximum number of nodes is limited by the address space and by the total bus capacitance  shared bus hanging for malfunctioning devices > i2c protocol_ HARDWARE SOFTWARE GUI TESTING 10
  • 11. Code Composer Studio is an integrated development environment (IDE) that supports TI's Processors. It comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. HARDWARE SOFTWARE GUI TESTING > Code comporer studio_ 11
  • 12. Code Composer Studio is an integrated development environment (IDE) that supports TI's Processors. It comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.  Project migration & building process  dsk6713_webview.pjt web server example project was used as base. It is built for CCS 3.1 and it utilizes two dependent projects: • DSK6713_camera.pjt: generates the camera library file DSK6713_camera.lib compiling three c programs (i2c.c, ov5610.c & dskeye.c) • DSK6713_LWIP.pjt: generates the communication library file DSK6713_lwip.lib compiling a bunch of c programs  DSP/BIOS configuration file was converted from .cdb format to .tcf, using the provided tool cdb2tcf.exe (the generated file replaced the old one under DSP/BIOS Config project branch) HARDWARE SOFTWARE GUI TESTING > Code comporer studio_ 12
  • 13. Code Composer Studio is an integrated development environment (IDE) that supports TI's Processors. It comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.  Project migration & building process  C programming > Code comporer studio_ HARDWARE SOFTWARE GUI TESTING DIPeth.c This is the main program. It opens TCP connection & listens to port 80 for incoming characters. An extensive case statement triggers all the appropriate processes. Image_Processing_API.c Handles all Image Processing functions, such as space conversions, histogram manipulation or image filtering System_Design_API.c Handles OV5610 register R/W functions & image transfers 13
  • 14. Code Composer Studio is an integrated development environment (IDE) that supports TI's Processors. It comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.  Project migration & building process  Build options of the main project were modified and .out file was generated after project build process: • compiler settings • linker settings • main program (DIPeth.c) optimization of execution > Code comporer studio_ -o1 - fr"C:CCStudio_v3.3MyProjectsDSK_EYEexampleswebviewDSK6713Deb ug" -i"$(Proj_dir)......srclwipcommonarchC6xinclude" - i"$(Proj_dir)......srclwipcommonlwipsrcincludeipv4" - i"$(Proj_dir)......srclwipcommonlwipsrcinclude" -d"_DEBUG" -d"CHIP_6713" -ml3 -mv6700 -c -m".Debugdsk6713_webview.map" -o".Debugdsk6713_webview.out" - w -x HARDWARE SOFTWARE GUI TESTING Project level options And -o3 And Not -o1 14
  • 15. Bayer colour filter array is a popular format for digital acquisition of colour images. Half of the total number of pixels are green (G), while a quarter of the total number is assigned to both red (R) and blue (B).  Four possible interpolating cases  the value for the blue component on a shaded G pixel  will be the average of the blue pixels, while the value for the red component will be the average of the two red pixels  For the value of the blue component to be interpolated for a R pixel. we take the average of the four nearest blue pixels cornering the R pixel  Similarly, to determine the value of the red component on a B pixel we take the average of the four nearest red pixels cornering the B pixel > Bayer to rgb conversion_ HARDWARE SOFTWARE GUI TESTING 15
  • 16. Bayer colour filter array is a popular format for digital acquisition of colour images. Half of the total number of pixels are green (G), while a quarter of the total number is assigned to both red (R) and blue (B).  Two possible G component interpolating cases * For faster execution, the third calculation could be used for both cases > Bayer to rgb conversion_ HARDWARE SOFTWARE GUI TESTING 16
  • 17. The Transmission Control Protocol provides a communication service at an intermediate level between an application program and the Internet Protocol. It provides host-to-host connectivity at the Transport Layer of the Internet model. At the transport layer, the protocol handles all handshaking and transmission details and presents an abstraction of the network connection to the application. "Tcp state diagram fixed new" by Scil100. Licensed under CC BY-SA 3.0 via Wikimedia Commons > Tcp socket connection_ HARDWARE SOFTWARE GUI TESTING 17
  • 18. The Transmission Control Protocol provides a communication service at an intermediate level between an application program and the Internet Protocol. It provides host-to-host connectivity at the Transport Layer of the Internet model. At the transport layer, the protocol handles all handshaking and transmission details and presents an abstraction of the network connection to the application.  Sent bytestream image from http://www.slideshare.net/aswinkartick/mk-ppt-chapter-5 302700 x 3 bytes > Tcp socket connection_ HARDWARE SOFTWARE GUI TESTING 18
  • 19. Y′CbCr, is a family of color spaces used as a part of the color image pipeline in video and digital photography systems. Y′ is the luma component and Cb and Cr are the blue-difference and red-difference chroma components. Y′CbCr is not an absolute color space. Rather, it is a way of encoding RGB information.  Colour space for processing "CCD" by LionDoc - Own work. Licensed under Public Domain via Wikimedia Commons > Image processing_ HARDWARE SOFTWARE GUI TESTING 19
  • 20. GUIs provide point-and-click control of software applications, eliminating the need to type commands in order to run the application. > Graphical user interface_ HARDWARE SOFTWARE GUI TESTING 20
  • 21. GUIs provide point-and-click control of software applications, eliminating the need to type commands in order to run the application.  Feature highlights  User-friendly interface  Explanatory tooltips & dialogs  Communication error handling ability  Standalone executable application (no need for running MATLAB instance) > Graphical user interface_ HARDWARE SOFTWARE GUI TESTING 21 1 2 5 8 6 7 3 4
  • 22. GUIs provide point-and-click control of software applications, eliminating the need to type commands in order to run the application.  GUI v.0.2.0 sections  CAPTURED IMAGE  PROCESSED IMAGE  INFORMATIVE CONSOLE  DSK CONTROL (CCS LINK)  CAPTURE BUTTON  SENSOR ADJUSTMENTS  IMAGE PROCESSING BUTTONS  SENSOR RESET > Graphical user interface_ HARDWARE SOFTWARE GUI TESTING 22
  • 23. Regarding the captured image bytestream, the GUI handles the image by splitting the colour components accordingly in three 640x480 matrices. In case of a grayscale image, the procedure simplified in a 640x480 matrix fill.  Colour image construction > Image composition_ HARDWARE SOFTWARE GUI TESTING 23 480 px 640 px 480 px 640 px
  • 24. System was tested in laboratory under various lighting conditions. Captured frames satisfied several concepts (places, low-light room, bright displays etc).  System setup  PC network adapter was set appropriately  DSP board was connected to PC via CAT 5 Ethernet cable > System testing_ HARDWARE SOFTWARE GUI TESTING 24
  • 25. System was tested in laboratory under various lighting conditions. Captured frames satisfied several concepts (places, low-light room, bright displays etc).  Image processing samples • RGB2Grayscale • Edge detection > System testing_ HARDWARE SOFTWARE GUI TESTING 25
  • 26. System was tested in laboratory under various lighting conditions. Captured frames satisfied several concepts (places, low-light room, bright displays etc).  Image processing samples • White balance • Histogram inversion > System testing_ HARDWARE SOFTWARE GUI TESTING 26
  • 27. System was tested in laboratory under various lighting conditions. Captured frames satisfied several concepts (places, low-light room, bright displays etc).  Image processing samples • Sharp image • Blue channel adjustment > System testing_ HARDWARE SOFTWARE GUI TESTING 27