SlideShare a Scribd company logo
1 of 13
 Once the configuration of a computer and its micro programmed control
unit is established, the designer’s task is to generate the microcode foe the
control memory.
 This code generation is called micro programming and is a process
similar to conventional machine language programming.
 It consists of two memory units: a main memory for storing instruction
and data, and a control memory for storing the micro program.
 Four registers are associated with the processor unit and two with the
control unit.
 The processor registers are program counter PC, address register AR, data
register DR, and accumulator register AC.
 The control unit has a control address register CAR and a subroutine
register SBR.
 The control memory and its registers are organized as a microprogrammed
control units.
Instruction Format:
 It consists of three fields: a 1-bit field for indirect addressing symbolized
by I, a 4-bit operation code(opcode), and an 11-bit address field. Lists four
of the 16 possible memory-reference instructions.
 The ADD instruction adds the content of the operand found in the
effective address to the content of AC.
 The BRANCH instruction causes a branch to the effective address if the
operand in AC is negative.
Microinstruction Format:
 The microinstruction format for the control memory. The 20 bits of the
microinstruction are divided into four functional parts. The three fields
F₁,F₂, and F₃ specify microoperations for the computer.
Microoperations:
 The microoperations are subdivided into three fields of three bits each.
The three bits in each field are encoded to specify seven distinct
microoperations.
DR ← M[AR] with F2=100
and PC ← PC+1 with F3=101
Condition field:
 The CD field consists of two bits which are encoded to specify four status
bit conditions. The first condition is always a 1, so that a reference to
CD=00 will always find the condition to be true.
Branch field:
 The BR field consists of two bits. It is used, in conjunction with the
address field AD, to choose the address of the next microinstruction.
When BR=00, the control performs a jump(JMP) operation, and when
BR=01, it performs a call to subroutine operation.
A microprogram is to define symbols for each field of the
microinstruction and to give users the capability for defining their own
symbolic addresses.
1. The label field may be empty or it may specify a symbolic address. A
lable is treminated with a colon(:).
2. The microoperations field consists of one, two, or three symbols,
separated by commas. There may be no more then one symbol from each
F field.
3. The CD field has one of the letters U,I,S, or Z.
4. The BR field contains one of the four symbols.
Address field:
5. The AD field specifies a value for the address field of the
microinstruction in one of three possible ways:
a. With a symbolic address, which must also appear as a label.
b. With the symbol NEXT to designate the next address in sequence.
c. When the BR field contains a RET or MAP symbol, the AD field is left
empty and is converted to seven zeros by the assembler.
ORG:
We will use also the pseudo instruction ORG to define the origin, or
first address, of a micro program routine.
 The control memory has 128 words, and each word contains 20 bits. To
microprogram the control memory, it is nnecessary to determine the bit
values of each of the 128 words. The first 64 bits words are to be occupied
by the routines for the 16 instruction.
AR ← PC
DR ← M[AR], PC ← PC+1
AR ← DR(0-10), CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0
Fetch and decode:
The fetch routine needs three microinstructions, which are placed in
control memory at addresses 64, 65, and 66.
 The executed of the third microinstruction in the fetch routine results in a
branch to address 0xxxx00, where xxxx are the four bits of the operation
code.
 In each routine we must provide microinstruction for evaluating the
effective address and for executing the instruction. The indirect address
mode is associated with all memory-reference instructions.
Execution of instruction:
The execution of the ADD instruction is carried out by the
microinstruction at addresses. microinstruction reads the operand from
memory into DR. microinstruction performs an add microoperation with
the content of DR and AC and then jumps back to the beginning of the
fetch routine.
 The symbolic microprogram is a convenient from for writing
microprograms in a way that people can read and understand.
 But this not the way that the microprogram is stored in memory.
 The symbolic microprogram must be translated to binary either by means
of an assembler program or by the user.
Control memory:
The binary microprogram listed in the word content of the control
memory. When a ROM is used for the control memory, the microprogram
binary list provides the truth table for fabricating the unit.
Micro program example

More Related Content

What's hot

What's hot (20)

Computer registers
Computer registersComputer registers
Computer registers
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
Input output interface
Input output interfaceInput output interface
Input output interface
 
Dma transfer
Dma transferDma transfer
Dma transfer
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Associative memory 14208
Associative memory 14208Associative memory 14208
Associative memory 14208
 
Program control
Program controlProgram control
Program control
 
Data transfer and manipulation
Data transfer and manipulationData transfer and manipulation
Data transfer and manipulation
 
Architecture of 8085 microprocessor
Architecture of 8085 microprocessorArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Assembly Language
Assembly LanguageAssembly Language
Assembly Language
 
Linker and Loader
Linker and Loader Linker and Loader
Linker and Loader
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
Memory Hierarchy
Memory HierarchyMemory Hierarchy
Memory Hierarchy
 
Interrupts
InterruptsInterrupts
Interrupts
 
Addressing sequencing
Addressing sequencingAddressing sequencing
Addressing sequencing
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Asynchronous data transfer
Asynchronous data transferAsynchronous data transfer
Asynchronous data transfer
 
Timing and control
Timing and controlTiming and control
Timing and control
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 

Similar to Micro program example

CS304PC:Computer Organization and Architecture session 9 microprogram exampl...
CS304PC:Computer Organization and Architecture  session 9 microprogram exampl...CS304PC:Computer Organization and Architecture  session 9 microprogram exampl...
CS304PC:Computer Organization and Architecture session 9 microprogram exampl...Asst.prof M.Gokilavani
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNAnonymous Red
 
Memory Access Instructions
Memory Access InstructionsMemory Access Instructions
Memory Access InstructionsSharif Ullah
 
Intel µp instruction encoding and decoding
Intel µp instruction encoding and decodingIntel µp instruction encoding and decoding
Intel µp instruction encoding and decodingyocirem
 
Implementation Of MIPS Single Cycle Processor
Implementation Of MIPS Single Cycle ProcessorImplementation Of MIPS Single Cycle Processor
Implementation Of MIPS Single Cycle ProcessorPramod Devireddy
 
Module 2 instruction set
Module 2 instruction set Module 2 instruction set
Module 2 instruction set Deepak John
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.pptGauravSharmaIAHAP
 
CS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptx
CS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptxCS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptx
CS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptxAsst.prof M.Gokilavani
 
Computer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.ppt
Computer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.pptComputer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.ppt
Computer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.pptRafiyaKouser2
 
Microprogrammed of organisation and architecture of computer.pptx
Microprogrammed of organisation and architecture of computer.pptxMicroprogrammed of organisation and architecture of computer.pptx
Microprogrammed of organisation and architecture of computer.pptxSahithBeats
 
COA 2.1 Microprogrammed control systems of btech 2nd year students.pptx
COA 2.1 Microprogrammed control systems of btech 2nd year students.pptxCOA 2.1 Microprogrammed control systems of btech 2nd year students.pptx
COA 2.1 Microprogrammed control systems of btech 2nd year students.pptxSahithBeats
 
B.sc cs-ii-u-3.1-basic computer programming and micro programmed control
B.sc cs-ii-u-3.1-basic computer programming and micro programmed controlB.sc cs-ii-u-3.1-basic computer programming and micro programmed control
B.sc cs-ii-u-3.1-basic computer programming and micro programmed controlRai University
 
pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptSaurabhPorwal14
 
Microprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdfMicroprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdfXyzjakhaAbhuvs
 

Similar to Micro program example (20)

CS304PC:Computer Organization and Architecture session 9 microprogram exampl...
CS304PC:Computer Organization and Architecture  session 9 microprogram exampl...CS304PC:Computer Organization and Architecture  session 9 microprogram exampl...
CS304PC:Computer Organization and Architecture session 9 microprogram exampl...
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
 
computer organization.pdf
computer organization.pdfcomputer organization.pdf
computer organization.pdf
 
Unit_2 (4).pptx
Unit_2 (4).pptxUnit_2 (4).pptx
Unit_2 (4).pptx
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
instruction codes
instruction codesinstruction codes
instruction codes
 
Lecture9
Lecture9Lecture9
Lecture9
 
M6800
M6800M6800
M6800
 
Memory Access Instructions
Memory Access InstructionsMemory Access Instructions
Memory Access Instructions
 
Intel µp instruction encoding and decoding
Intel µp instruction encoding and decodingIntel µp instruction encoding and decoding
Intel µp instruction encoding and decoding
 
Implementation Of MIPS Single Cycle Processor
Implementation Of MIPS Single Cycle ProcessorImplementation Of MIPS Single Cycle Processor
Implementation Of MIPS Single Cycle Processor
 
Module 2 instruction set
Module 2 instruction set Module 2 instruction set
Module 2 instruction set
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.ppt
 
CS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptx
CS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptxCS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptx
CS304PC:Computer Organization and Architecture Session 8 Address Sequencing.pptx
 
Computer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.ppt
Computer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.pptComputer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.ppt
Computer_Architecture_3rd_Edition_by_Moris_Mano_Ch_07.ppt
 
Microprogrammed of organisation and architecture of computer.pptx
Microprogrammed of organisation and architecture of computer.pptxMicroprogrammed of organisation and architecture of computer.pptx
Microprogrammed of organisation and architecture of computer.pptx
 
COA 2.1 Microprogrammed control systems of btech 2nd year students.pptx
COA 2.1 Microprogrammed control systems of btech 2nd year students.pptxCOA 2.1 Microprogrammed control systems of btech 2nd year students.pptx
COA 2.1 Microprogrammed control systems of btech 2nd year students.pptx
 
B.sc cs-ii-u-3.1-basic computer programming and micro programmed control
B.sc cs-ii-u-3.1-basic computer programming and micro programmed controlB.sc cs-ii-u-3.1-basic computer programming and micro programmed control
B.sc cs-ii-u-3.1-basic computer programming and micro programmed control
 
pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.ppt
 
Microprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdfMicroprocessor and microcontroller (MPMC).pdf
Microprocessor and microcontroller (MPMC).pdf
 

More from rajshreemuthiah (20)

oracle
oracleoracle
oracle
 
quality
qualityquality
quality
 
bigdata
bigdatabigdata
bigdata
 
polymorphism
polymorphismpolymorphism
polymorphism
 
solutions and understanding text analytics
solutions and understanding text analyticssolutions and understanding text analytics
solutions and understanding text analytics
 
interface
interfaceinterface
interface
 
Testing &ampdebugging
Testing &ampdebuggingTesting &ampdebugging
Testing &ampdebugging
 
concurrency control
concurrency controlconcurrency control
concurrency control
 
Education
EducationEducation
Education
 
Formal verification
Formal verificationFormal verification
Formal verification
 
Transaction management
Transaction management Transaction management
Transaction management
 
Multi thread
Multi threadMulti thread
Multi thread
 
System testing
System testingSystem testing
System testing
 
software maintenance
software maintenancesoftware maintenance
software maintenance
 
exception handling
exception handlingexception handling
exception handling
 
e governance
e governancee governance
e governance
 
recovery management
recovery managementrecovery management
recovery management
 
Implementing polymorphism
Implementing polymorphismImplementing polymorphism
Implementing polymorphism
 
Buffer managements
Buffer managementsBuffer managements
Buffer managements
 
os linux
os linuxos linux
os linux
 

Recently uploaded

"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii SoldatenkoFwdays
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr BaganFwdays
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024Stephanie Beckett
 
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time ClashPowerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clashcharlottematthew16
 
Search Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdfSearch Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdfRankYa
 
Training state-of-the-art general text embedding
Training state-of-the-art general text embeddingTraining state-of-the-art general text embedding
Training state-of-the-art general text embeddingZilliz
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
Vector Databases 101 - An introduction to the world of Vector Databases
Vector Databases 101 - An introduction to the world of Vector DatabasesVector Databases 101 - An introduction to the world of Vector Databases
Vector Databases 101 - An introduction to the world of Vector DatabasesZilliz
 
The Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdfThe Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdfSeasiaInfotech2
 
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Patryk Bandurski
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLScyllaDB
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsSergiu Bodiu
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Mattias Andersson
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationSlibray Presentation
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024Lorenzo Miniero
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationSafe Software
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsMiki Katsuragi
 

Recently uploaded (20)

DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
 
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time ClashPowerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clash
 
Search Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdfSearch Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdf
 
Training state-of-the-art general text embedding
Training state-of-the-art general text embeddingTraining state-of-the-art general text embedding
Training state-of-the-art general text embedding
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
Vector Databases 101 - An introduction to the world of Vector Databases
Vector Databases 101 - An introduction to the world of Vector DatabasesVector Databases 101 - An introduction to the world of Vector Databases
Vector Databases 101 - An introduction to the world of Vector Databases
 
The Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdfThe Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdf
 
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQL
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering Tips
 

Micro program example

  • 1.
  • 2.  Once the configuration of a computer and its micro programmed control unit is established, the designer’s task is to generate the microcode foe the control memory.  This code generation is called micro programming and is a process similar to conventional machine language programming.
  • 3.  It consists of two memory units: a main memory for storing instruction and data, and a control memory for storing the micro program.  Four registers are associated with the processor unit and two with the control unit.  The processor registers are program counter PC, address register AR, data register DR, and accumulator register AC.
  • 4.  The control unit has a control address register CAR and a subroutine register SBR.  The control memory and its registers are organized as a microprogrammed control units.
  • 5. Instruction Format:  It consists of three fields: a 1-bit field for indirect addressing symbolized by I, a 4-bit operation code(opcode), and an 11-bit address field. Lists four of the 16 possible memory-reference instructions.  The ADD instruction adds the content of the operand found in the effective address to the content of AC.  The BRANCH instruction causes a branch to the effective address if the operand in AC is negative.
  • 6. Microinstruction Format:  The microinstruction format for the control memory. The 20 bits of the microinstruction are divided into four functional parts. The three fields F₁,F₂, and F₃ specify microoperations for the computer.
  • 7. Microoperations:  The microoperations are subdivided into three fields of three bits each. The three bits in each field are encoded to specify seven distinct microoperations. DR ← M[AR] with F2=100 and PC ← PC+1 with F3=101 Condition field:  The CD field consists of two bits which are encoded to specify four status bit conditions. The first condition is always a 1, so that a reference to CD=00 will always find the condition to be true. Branch field:  The BR field consists of two bits. It is used, in conjunction with the address field AD, to choose the address of the next microinstruction. When BR=00, the control performs a jump(JMP) operation, and when BR=01, it performs a call to subroutine operation.
  • 8. A microprogram is to define symbols for each field of the microinstruction and to give users the capability for defining their own symbolic addresses. 1. The label field may be empty or it may specify a symbolic address. A lable is treminated with a colon(:). 2. The microoperations field consists of one, two, or three symbols, separated by commas. There may be no more then one symbol from each F field. 3. The CD field has one of the letters U,I,S, or Z. 4. The BR field contains one of the four symbols.
  • 9. Address field: 5. The AD field specifies a value for the address field of the microinstruction in one of three possible ways: a. With a symbolic address, which must also appear as a label. b. With the symbol NEXT to designate the next address in sequence. c. When the BR field contains a RET or MAP symbol, the AD field is left empty and is converted to seven zeros by the assembler. ORG: We will use also the pseudo instruction ORG to define the origin, or first address, of a micro program routine.
  • 10.  The control memory has 128 words, and each word contains 20 bits. To microprogram the control memory, it is nnecessary to determine the bit values of each of the 128 words. The first 64 bits words are to be occupied by the routines for the 16 instruction. AR ← PC DR ← M[AR], PC ← PC+1 AR ← DR(0-10), CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0 Fetch and decode: The fetch routine needs three microinstructions, which are placed in control memory at addresses 64, 65, and 66.
  • 11.  The executed of the third microinstruction in the fetch routine results in a branch to address 0xxxx00, where xxxx are the four bits of the operation code.  In each routine we must provide microinstruction for evaluating the effective address and for executing the instruction. The indirect address mode is associated with all memory-reference instructions. Execution of instruction: The execution of the ADD instruction is carried out by the microinstruction at addresses. microinstruction reads the operand from memory into DR. microinstruction performs an add microoperation with the content of DR and AC and then jumps back to the beginning of the fetch routine.
  • 12.  The symbolic microprogram is a convenient from for writing microprograms in a way that people can read and understand.  But this not the way that the microprogram is stored in memory.  The symbolic microprogram must be translated to binary either by means of an assembler program or by the user. Control memory: The binary microprogram listed in the word content of the control memory. When a ROM is used for the control memory, the microprogram binary list provides the truth table for fabricating the unit.