SlideShare a Scribd company logo
1 of 6
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
A LOW-COST LOW-POWER RING OSCILLATOR-BASED TRULY
RANDOM NUMBER GENERATOR FOR ENCRYPTION ON SMART
CARDS
Abstract:
The design of a low-cost low-power ring oscillator- based truly random
number generator (TRNG) macro cell, which is suitable to be integrated in
smart cards, is presented. The oscillator sampling technique is exploited, and a
tetrahedral oscillator with large jitter has been employed to realize the TRNG.
Techniques to improvethe statistical quality of the ring oscillator based TRNGs’
bit sequences have been presented and verified by simulation and
measurement. A post digital processor is added to further enhance the
randomness of the output bits. Fabricated in the HHNEC 0.13-μm standard
CMOS process, the proposed TRNG has an area as low as 0.005 mm2. Powered
by a single 1.8-V supply voltage, the TRNG has a power consumption of 40 μW.
The bit rate of the TRNG after post processing is 100 kb/s. The proposed TRNG
has been made into an IP and successfully applied in an SD card for encryption
application. The proposed TRNG has passed the National Institute of Standards
and Technology tests and Diehard tests.
Existing System:
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
The extremely rapid development of integrated circuits, smart cards have been
widely used in electronic financial transactions, identification, and wireless
communication systems. The extending use of smart cards such as SD cards
has raised demanding security issues to fulfil the requirements for secrecy of
information. The security of the smart cards relies on the generation of
unpredictable and irreproducible digital key streams using a nondeterministic
random number generator.Therefore, a high-quality truly random number
generator (TRNG) plays a fundamental role for the encryption of the smart
cards. Thermal and shot noises of devices are random sources used to
generate truly random numbers. A high-speed oscillator based truly random
number source for cryptographic applications on a smart card IC is presented.
An oscillator feedback loop is used as an offset compensation for the noise
amplifier to guarantee equal probabilities of 0 and 1 s in output bit streams.
The bit rate of the TRNG is as high as 10 Mb/s. However, the power
consumption is also as high as 2.3 mW. An ultralow-power TRNG for anti-
collision purposes in passiveultrahigh-frequency radio-frequency identification
(RFID) tags is proposed. The TRNG generates random number by sampling the
900-MHz input signal with a local 320-kHz jittery clock. The power
consumption is as low as 0.55 μW due to the reuse of the 900-MHz input
signal. However, the statistical performance of the TRNG’s output bits is
sensitive to the latch’s input offset voltage caused by process variation. In
addition, the TRNG generates only 3-bit random numbers, limiting the
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
randomness of the output bits. A low-voltage low-power TRNG for Gen2 RFID
tag is presented in [11]. The minimum supply voltage of the TRNG is 0.8 V, and
the power consumption is 1.04 μW, but the pass rate of the TRNG is only
86.1% for the poker test.
Proposed System:
The architecture of the proposed TRNG, which consists of two oscillators
named OSC1 and OSC2, a low-power XOR gate, and a D flip-flop. The outputs
of OSC1 and OSC2 are combined by the XOR operation to yield Seed, a random
sequence of higher statistical quality. The center frequencies of OSC1 and
OSC2 are 80.3 and 50.4MHz, respectively, so that the frequencies of Seed are
not integer multiple of half the clock frequency. The XOR operation is
preferred owning to the even probabilities of 0 and 1 s for Seed. Then, Seed is
sampled by a 6.4-MHz system clock using the D flip flop. A post digital
processor is added to further improve the randomness of the output random
numbers. Typically, a TRNG consists of a random seed generator and a post
digital processor, which produces the final output. An important objective of
the post digital processor is to provide robustness of the statistical properties
of the TRNG output sequence. The scheme of our post digital processor is
shown in Fig. 6. The proposed post digital processor is realized by a 64-bit
linear feedback shift register and four nonlinear combined functions, which
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
can improve the unpredictability and decorrelation of output random
sequence.
Conclusion:
A low-cost low-power ring oscillator-based TRNG has been designed and
implemented in this brief. A tetrahedral oscillator with large jitter has been
employed to realize the TRNG. Measures to enhance the randomness of the
ring oscillator based TRNG have been analyzed based on phase noise models
and verified by simulation. The proposed TRNG as an IP core has been applied
in an SD card successfully. Fabricated in the HHNEC 0.13-μm standard CMOS
process, the proposed TRNG has an area as low as 0.005 mm2. Powered by a
single 1.8-V supply voltage, the power consumption is 40 μW. The bit rate of
the proposed TRNG after post processing in the SD card is 100 kb/s. The
random sequences from the TRNG have passed the NIST and Diehard tests,
which indicates that the randomness of the proposed TRNG is good.
REFERENCES:
[1] A. Vassilev and T. A. Hall, “The importance of entropy to information
security,” Computer, vol. 47, no. 2, pp. 78–81, Feb. 2014.
[2] B. Jun and P. Kocher, “The Intel RNG,” White Paper, 1999 [Online].
Available: http://www.cryptography.com/intelRNG.pdf.
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
[3] S. V. Suresh andW. P. Burleson, “Entropy and energy bounds for
metastability based TRNG with lightweight post-processing,” IEEE Trans.
Circuits Syst. I, Reg. Papers, vol. 62, no. 7, pp. 1785–1793, Jul. 2015.
[4] Ü. Güler and S. Ergün, “A high speed, fully digital IC random number
generator,” AEU—Int. J. Electron. Commun., vol. 66, no. 2, pp. 143–149, Feb.
2012.
[5] S. Mathew et al., “2.4 Gbps, 7 mW all-digital PVT-variation tolerant true
random number generator for 45 nm CMOS high-performance
microprocessors,” IEEE J. Solid-State Circuits, vol. 47, no. 11, pp. 2807–2821,
Nov. 2012.
[6] K. Yang et al., “A 23 Mb/s 23 pJ/b fully synthesized true-random-number
generator in 28 nm and 65 nm CMOS,” in Proc. IEEE Int. Solid-State Circuits
Conf., 2014, vol. 16, pp. 280–283.
[7] M. Bucci, L. Germani, R. Luzzi, A. Trifiletti, and M. Varanonuovo, “A high-
speed oscillator-based truly random number source for cryptographic
applications on a smart card IC,” IEEE Trans. Comput., vol. 52, no. 4, pp. 403–
409, Apr. 2003.
[8] R. Stewart, B. Leung, and G. Gong, “Truly random number generator based
on ring oscillator utilizing last passage time,” IEEE Trans. Circuits Syst. II, Exp.
Briefs, vol. 61, no. 12, pp. 937–941, Dec. 2014.
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
[9] D. Lubicz and N. Bochard, “Towards an oscillator based TRNG with a
certified entropy rate,” IEEE Trans. Comput., vol. 64, no. 4, pp. 1191–1200, Apr.
2015.
[10] G. K. Balachandran and R. E. Barnett, “A 440-nA true random number
generator for passive RFID tags,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol.
55, no. 11, pp. 3723–3732, Dec. 2008.

More Related Content

What's hot

Rode Podcaster Brochure
Rode Podcaster BrochureRode Podcaster Brochure
Rode Podcaster Brochure
AV ProfShop
 
⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...
⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...
⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...
Victor Asanza
 

What's hot (12)

Home Automation Using Arduino and ESP8266
Home Automation Using Arduino and ESP8266Home Automation Using Arduino and ESP8266
Home Automation Using Arduino and ESP8266
 
0 b0k73f kxjbk1txc5q3jmvdjhymm
0 b0k73f kxjbk1txc5q3jmvdjhymm0 b0k73f kxjbk1txc5q3jmvdjhymm
0 b0k73f kxjbk1txc5q3jmvdjhymm
 
FPGA Based Acoustic Source Localization Project
FPGA Based Acoustic Source Localization ProjectFPGA Based Acoustic Source Localization Project
FPGA Based Acoustic Source Localization Project
 
⭐⭐⭐⭐⭐ Charla FIEC: #SSVEP_EEG Signal Classification based on #Emotiv EPOC #BC...
⭐⭐⭐⭐⭐ Charla FIEC: #SSVEP_EEG Signal Classification based on #Emotiv EPOC #BC...⭐⭐⭐⭐⭐ Charla FIEC: #SSVEP_EEG Signal Classification based on #Emotiv EPOC #BC...
⭐⭐⭐⭐⭐ Charla FIEC: #SSVEP_EEG Signal Classification based on #Emotiv EPOC #BC...
 
Rode Podcaster Brochure
Rode Podcaster BrochureRode Podcaster Brochure
Rode Podcaster Brochure
 
Moderate quality of voice transmission using 8 bit micro-controller through z...
Moderate quality of voice transmission using 8 bit micro-controller through z...Moderate quality of voice transmission using 8 bit micro-controller through z...
Moderate quality of voice transmission using 8 bit micro-controller through z...
 
002 c bandibucr22916
002 c bandibucr22916002 c bandibucr22916
002 c bandibucr22916
 
Design of an IOT based Online Monitoring Digital Stethoscope
Design of an IOT based Online Monitoring Digital StethoscopeDesign of an IOT based Online Monitoring Digital Stethoscope
Design of an IOT based Online Monitoring Digital Stethoscope
 
⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...
⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...
⭐⭐⭐⭐⭐ 2020 #IEEE #IES #UPS #Cuenca: Clasificación de señales de Electroencefa...
 
22276455 wireless-geophones
22276455 wireless-geophones22276455 wireless-geophones
22276455 wireless-geophones
 
Hs3513431348
Hs3513431348Hs3513431348
Hs3513431348
 
Artifact detection and removal
Artifact detection and removalArtifact detection and removal
Artifact detection and removal
 

Similar to A low cost low-power ring oscillator-based truly random number generator for encryption on smart cards

Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...
researchinventy
 
Research Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and ScienceResearch Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and Science
researchinventy
 
Design and memory optimization of hybrid gate diffusion input numerical contr...
Design and memory optimization of hybrid gate diffusion input numerical contr...Design and memory optimization of hybrid gate diffusion input numerical contr...
Design and memory optimization of hybrid gate diffusion input numerical contr...
International Journal of Reconfigurable and Embedded Systems
 
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
International Journal of Science and Research (IJSR)
 
Bw32898902
Bw32898902Bw32898902
Bw32898902
IJMER
 
A continuous time adc and digital signal processing system for smart dust and...
A continuous time adc and digital signal processing system for smart dust and...A continuous time adc and digital signal processing system for smart dust and...
A continuous time adc and digital signal processing system for smart dust and...
eSAT Journals
 

Similar to A low cost low-power ring oscillator-based truly random number generator for encryption on smart cards (20)

Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...
 
Research Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and ScienceResearch Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and Science
 
Design and memory optimization of hybrid gate diffusion input numerical contr...
Design and memory optimization of hybrid gate diffusion input numerical contr...Design and memory optimization of hybrid gate diffusion input numerical contr...
Design and memory optimization of hybrid gate diffusion input numerical contr...
 
Scaling Down Instrumentation Deploying Analog Mixed Signal Technology
Scaling Down Instrumentation Deploying Analog Mixed Signal TechnologyScaling Down Instrumentation Deploying Analog Mixed Signal Technology
Scaling Down Instrumentation Deploying Analog Mixed Signal Technology
 
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
Noise Immune and Area Optimized Serial Interface for FPGA based Industrial In...
 
Presentation2
Presentation2Presentation2
Presentation2
 
Design and Implementation of a Low Noise Amplifier for Ultra Wideband Applica...
Design and Implementation of a Low Noise Amplifier for Ultra Wideband Applica...Design and Implementation of a Low Noise Amplifier for Ultra Wideband Applica...
Design and Implementation of a Low Noise Amplifier for Ultra Wideband Applica...
 
Design and Implementation of Area Optimized, Low Complexity CMOS 32nm Technol...
Design and Implementation of Area Optimized, Low Complexity CMOS 32nm Technol...Design and Implementation of Area Optimized, Low Complexity CMOS 32nm Technol...
Design and Implementation of Area Optimized, Low Complexity CMOS 32nm Technol...
 
Saturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy Logic
Saturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy LogicSaturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy Logic
Saturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy Logic
 
Saturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy Logic
Saturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy LogicSaturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy Logic
Saturation Throughput and Delay Aware Asynchronous Noc Using Fuzzy Logic
 
A New Dual Band Printed Metamaterial Antenna for RFID Reader Applications
A New Dual Band Printed Metamaterial Antenna for RFID Reader Applications A New Dual Band Printed Metamaterial Antenna for RFID Reader Applications
A New Dual Band Printed Metamaterial Antenna for RFID Reader Applications
 
Cellphone signal detector and jammer ppt
Cellphone signal detector and jammer pptCellphone signal detector and jammer ppt
Cellphone signal detector and jammer ppt
 
Short Range Radar System using Arduino Uno
Short Range Radar System using Arduino UnoShort Range Radar System using Arduino Uno
Short Range Radar System using Arduino Uno
 
Bw32898902
Bw32898902Bw32898902
Bw32898902
 
Projects
ProjectsProjects
Projects
 
Design and analysis of dual-mode numerically controlled oscillators based co...
Design and analysis of dual-mode numerically controlled  oscillators based co...Design and analysis of dual-mode numerically controlled  oscillators based co...
Design and analysis of dual-mode numerically controlled oscillators based co...
 
Fc36951956
Fc36951956Fc36951956
Fc36951956
 
Software Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGASoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA
 
A continuous time adc and digital signal processing system for smart dust and...
A continuous time adc and digital signal processing system for smart dust and...A continuous time adc and digital signal processing system for smart dust and...
A continuous time adc and digital signal processing system for smart dust and...
 
A continuous time adc and digital signal processing system for smart dust and...
A continuous time adc and digital signal processing system for smart dust and...A continuous time adc and digital signal processing system for smart dust and...
A continuous time adc and digital signal processing system for smart dust and...
 

More from Nexgen Technology

More from Nexgen Technology (20)

MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CH...
     MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CH...     MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CH...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CH...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHENN...
  MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHENN...  MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHENN...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHENN...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHENNA...
 MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHENNA... MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHENNA...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHENNA...
 
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennaiIeee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
 
Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics
Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics
Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics
 
Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...
Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...
Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...
 
Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...
Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...
Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...
 
Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...
Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...
Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...
 
Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...
Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...
Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...
 
Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...
Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...
Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...
 
Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...
Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...
Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...
 
Ieee 2020 21 embedded in pondicherry,final year projects in pondicherry,best...
Ieee 2020 21  embedded in pondicherry,final year projects in pondicherry,best...Ieee 2020 21  embedded in pondicherry,final year projects in pondicherry,best...
Ieee 2020 21 embedded in pondicherry,final year projects in pondicherry,best...
 

Recently uploaded

VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
dharasingh5698
 
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night StandCall Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
amitlee9823
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Christo Ananth
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
dollysharma2066
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
ankushspencer015
 

Recently uploaded (20)

Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
 
NFPA 5000 2024 standard .
NFPA 5000 2024 standard                                  .NFPA 5000 2024 standard                                  .
NFPA 5000 2024 standard .
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdf
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)
 
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
 
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night StandCall Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
 
Bhosari ( Call Girls ) Pune 6297143586 Hot Model With Sexy Bhabi Ready For ...
Bhosari ( Call Girls ) Pune  6297143586  Hot Model With Sexy Bhabi Ready For ...Bhosari ( Call Girls ) Pune  6297143586  Hot Model With Sexy Bhabi Ready For ...
Bhosari ( Call Girls ) Pune 6297143586 Hot Model With Sexy Bhabi Ready For ...
 
Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
 

A low cost low-power ring oscillator-based truly random number generator for encryption on smart cards

  • 1. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com A LOW-COST LOW-POWER RING OSCILLATOR-BASED TRULY RANDOM NUMBER GENERATOR FOR ENCRYPTION ON SMART CARDS Abstract: The design of a low-cost low-power ring oscillator- based truly random number generator (TRNG) macro cell, which is suitable to be integrated in smart cards, is presented. The oscillator sampling technique is exploited, and a tetrahedral oscillator with large jitter has been employed to realize the TRNG. Techniques to improvethe statistical quality of the ring oscillator based TRNGs’ bit sequences have been presented and verified by simulation and measurement. A post digital processor is added to further enhance the randomness of the output bits. Fabricated in the HHNEC 0.13-μm standard CMOS process, the proposed TRNG has an area as low as 0.005 mm2. Powered by a single 1.8-V supply voltage, the TRNG has a power consumption of 40 μW. The bit rate of the TRNG after post processing is 100 kb/s. The proposed TRNG has been made into an IP and successfully applied in an SD card for encryption application. The proposed TRNG has passed the National Institute of Standards and Technology tests and Diehard tests. Existing System:
  • 2. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com The extremely rapid development of integrated circuits, smart cards have been widely used in electronic financial transactions, identification, and wireless communication systems. The extending use of smart cards such as SD cards has raised demanding security issues to fulfil the requirements for secrecy of information. The security of the smart cards relies on the generation of unpredictable and irreproducible digital key streams using a nondeterministic random number generator.Therefore, a high-quality truly random number generator (TRNG) plays a fundamental role for the encryption of the smart cards. Thermal and shot noises of devices are random sources used to generate truly random numbers. A high-speed oscillator based truly random number source for cryptographic applications on a smart card IC is presented. An oscillator feedback loop is used as an offset compensation for the noise amplifier to guarantee equal probabilities of 0 and 1 s in output bit streams. The bit rate of the TRNG is as high as 10 Mb/s. However, the power consumption is also as high as 2.3 mW. An ultralow-power TRNG for anti- collision purposes in passiveultrahigh-frequency radio-frequency identification (RFID) tags is proposed. The TRNG generates random number by sampling the 900-MHz input signal with a local 320-kHz jittery clock. The power consumption is as low as 0.55 μW due to the reuse of the 900-MHz input signal. However, the statistical performance of the TRNG’s output bits is sensitive to the latch’s input offset voltage caused by process variation. In addition, the TRNG generates only 3-bit random numbers, limiting the
  • 3. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com randomness of the output bits. A low-voltage low-power TRNG for Gen2 RFID tag is presented in [11]. The minimum supply voltage of the TRNG is 0.8 V, and the power consumption is 1.04 μW, but the pass rate of the TRNG is only 86.1% for the poker test. Proposed System: The architecture of the proposed TRNG, which consists of two oscillators named OSC1 and OSC2, a low-power XOR gate, and a D flip-flop. The outputs of OSC1 and OSC2 are combined by the XOR operation to yield Seed, a random sequence of higher statistical quality. The center frequencies of OSC1 and OSC2 are 80.3 and 50.4MHz, respectively, so that the frequencies of Seed are not integer multiple of half the clock frequency. The XOR operation is preferred owning to the even probabilities of 0 and 1 s for Seed. Then, Seed is sampled by a 6.4-MHz system clock using the D flip flop. A post digital processor is added to further improve the randomness of the output random numbers. Typically, a TRNG consists of a random seed generator and a post digital processor, which produces the final output. An important objective of the post digital processor is to provide robustness of the statistical properties of the TRNG output sequence. The scheme of our post digital processor is shown in Fig. 6. The proposed post digital processor is realized by a 64-bit linear feedback shift register and four nonlinear combined functions, which
  • 4. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com can improve the unpredictability and decorrelation of output random sequence. Conclusion: A low-cost low-power ring oscillator-based TRNG has been designed and implemented in this brief. A tetrahedral oscillator with large jitter has been employed to realize the TRNG. Measures to enhance the randomness of the ring oscillator based TRNG have been analyzed based on phase noise models and verified by simulation. The proposed TRNG as an IP core has been applied in an SD card successfully. Fabricated in the HHNEC 0.13-μm standard CMOS process, the proposed TRNG has an area as low as 0.005 mm2. Powered by a single 1.8-V supply voltage, the power consumption is 40 μW. The bit rate of the proposed TRNG after post processing in the SD card is 100 kb/s. The random sequences from the TRNG have passed the NIST and Diehard tests, which indicates that the randomness of the proposed TRNG is good. REFERENCES: [1] A. Vassilev and T. A. Hall, “The importance of entropy to information security,” Computer, vol. 47, no. 2, pp. 78–81, Feb. 2014. [2] B. Jun and P. Kocher, “The Intel RNG,” White Paper, 1999 [Online]. Available: http://www.cryptography.com/intelRNG.pdf.
  • 5. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com [3] S. V. Suresh andW. P. Burleson, “Entropy and energy bounds for metastability based TRNG with lightweight post-processing,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 7, pp. 1785–1793, Jul. 2015. [4] Ü. Güler and S. Ergün, “A high speed, fully digital IC random number generator,” AEU—Int. J. Electron. Commun., vol. 66, no. 2, pp. 143–149, Feb. 2012. [5] S. Mathew et al., “2.4 Gbps, 7 mW all-digital PVT-variation tolerant true random number generator for 45 nm CMOS high-performance microprocessors,” IEEE J. Solid-State Circuits, vol. 47, no. 11, pp. 2807–2821, Nov. 2012. [6] K. Yang et al., “A 23 Mb/s 23 pJ/b fully synthesized true-random-number generator in 28 nm and 65 nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf., 2014, vol. 16, pp. 280–283. [7] M. Bucci, L. Germani, R. Luzzi, A. Trifiletti, and M. Varanonuovo, “A high- speed oscillator-based truly random number source for cryptographic applications on a smart card IC,” IEEE Trans. Comput., vol. 52, no. 4, pp. 403– 409, Apr. 2003. [8] R. Stewart, B. Leung, and G. Gong, “Truly random number generator based on ring oscillator utilizing last passage time,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 12, pp. 937–941, Dec. 2014.
  • 6. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com [9] D. Lubicz and N. Bochard, “Towards an oscillator based TRNG with a certified entropy rate,” IEEE Trans. Comput., vol. 64, no. 4, pp. 1191–1200, Apr. 2015. [10] G. K. Balachandran and R. E. Barnett, “A 440-nA true random number generator for passive RFID tags,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3723–3732, Dec. 2008.