The document introduces dual-port RAM (DPRAM), which is a single static RAM array that can be accessed by two sets of address, data, and control signals simultaneously. This increases bandwidth and offers shorter development times than alternatives. DPRAM uses an 8-transistor cell compared to 6 for regular SRAM, allowing two independent ports to read and write at the same time using different clocks. Applications include cellular base stations, routers, and video conferencing where high-speed concurrent access is needed.

1. Presented by
1SION SEMICONDUCTORS PVT.LTD

2. Introduction to DP-RAM.
 DP-RAM Using SRAM.
 Differences between SRAM & DP-RAM.
Design of Dual-Port SRAM cell.
 Types of DP-RAM’s.
Applications.
2SION SEMICONDUCTORS PVT.LTD

3. What is DPRAM?
It is a single static SRAM array accessed by two sets of address,
data & control signals.
 Increases bandwidth.
 Offers shorter time to market than alternatives.
 Reduces design complexity.
3SION SEMICONDUCTORS PVT.LTD

4. MUXMP1s MP2
RAM
4SION SEMICONDUCTORS PVT.LTD

5. WHY SHOUID I USE A DUAL-PORT RAM
OVER SRAM & SOME LOGIC?
 Performance
 Improved Bandwidth
 Logic Savings
 Power Savings
 Reliability Improvements
 Design Time
5SION SEMICONDUCTORS PVT.LTD

6. S.No SRAM DP-RAM
1. Uses 6 transistor basic
RAM cell.
Uses 8 transistor cell for memory.
2. It has only one
data/address port, can
either read or write at a
time.
It has two data/address ports, can read &
write at a same time using both ports but
two different clocks.
3. It can be accessed by one
address port.
It can be accessed by two address port.
4. One port has only one core. Two port is one core shared by two
independent address.
6SION SEMICONDUCTORS PVT.LTD

7. Word line 1
Word line 2
Bit line 1 Bit line 2 Bit line 1’ Bit line 2’
Gnd
VDD
7SION SEMICONDUCTORS PVT.LTD

8. CLKfpga
FPGA
DATA-ACQUISITION
&
PRE-PROCESSING
CEl CEL
CLKl CLKl
SYNCHRONOUS
DUAL-PORT
SRAM
R/Wl R/Wl
Oil
OEl
CLKdsp
DSP
DATA PROCESSING
&
DISPLAY
Data
Address
Control
signals
Data
Address
Control
signals
FIG: Block Diagram of synchronous DPRAM’s in co-processor Architectures
8SION SEMICONDUCTORS PVT.LTD

9. Dual-port
RAM
Memory
Cells
Right
address
Code
Left
address
code
Left
Data I/O
Right
Data I/O
Control and address Arbitration Logic
Data
Data
Address Address
Control Control
FIG: Block Diagram of Asynchronous DPRAM
9SION SEMICONDUCTORS PVT.LTD

10. S.NO PARAMETERS SYNCHRONOUS
DPRAM
ASYNCHRONOUS
DPRAM
1. Benefits More simple interface
legacy design that is
common
Higher bandwidth
capabilities
2. Drawbacks Lower bandwidth
capabilities
More complicated
Interface
10SION SEMICONDUCTORS PVT.LTD

11.  Cellular Base Stations.
 Cellular Phones.
 Multi-protocol Routers.
 Internet Appliances.
 Set Top Boxes.
 Video Conferencing.
 Call Distribution Systems.
 Satellite Encoders.
 Cable Modems.
11SION SEMICONDUCTORS PVT.LTD

12. 12SION SEMICONDUCTORS PVT.LTD