SlideShare a Scribd company logo
1 of 16
SHUFFLE EXCHANGE
NETWORKS
A G A L DANUSHKA - SEU/IS/14/PS/101 - PS0722
CONTENT
β€’ Introduction
β€’ Perfect Shuffle Vs Inverse Perfect Shuffle
β€’ Perfect Shuffle Interconnection Network
β€’ Perfect Shuffle Implementation
β€’ Examples
β€’ Applications
β€’ Problems
β€’ Summary
2SHUFFLE EXCHANGE NETWORKS
INTRODUCTION
β€’ Shuffle Exchange Network (SEN) is a unique path it has only a single
path between a particular input and output.
β€’ These networks are frequently applied with simple modular switches,
make use of two input and two output switching elements.
β€’ Shuffle exchange network suitable in multistage interconnection
network architecture because it can provide an alternative path for
routing procedure.
3SHUFFLE EXCHANGE NETWORKS
PERFECT SHUFFLE VS INVERSE PERFECT
SHUFFLE
perfect shuffle Inverse perfect shuffle
4SHUFFLE EXCHANGE NETWORKS
PERFECT SHUFFLE INTERCONNECTION
NETWORK
 Let N; no. of processors where; 𝑝0 , 𝑝1 , 𝑝 π‘βˆ’1
 N is power of 2
 There are one way link between each pair of processors
𝑝𝑖 to 𝑝𝑗 ; where
2𝑖 π‘“π‘œπ‘Ÿ 0 ≀ 𝑖 ≀
𝑁
2
βˆ’ 1
2𝑖 + 1 βˆ’ 𝑁 π‘“π‘œπ‘Ÿ
𝑁
2
≀ 𝑖 ≀ 𝑁 βˆ’ 1
(Basic permutation for the perfect shuffle network.)
j =
5SHUFFLE EXCHANGE NETWORKS
SHUFFLE-EXCHANGE NETWORK WITH N =
23 PROCESSORS
6SHUFFLE EXCHANGE NETWORKS
2𝑖 π‘“π‘œπ‘Ÿ 0 ≀ 𝑖 ≀
𝑁
2
βˆ’ 1
2𝑖 + 1 βˆ’ 𝑁 π‘“π‘œπ‘Ÿ
𝑁
2
≀ 𝑖 ≀ 𝑁 βˆ’ 1
Solving the equation for N=8
j =
j= 2i for 0 ≀ i ≀ 3
j= 2i-7 for 4 ≀ i ≀ 7
For i=0 to 3 ; (𝑝0 , 𝑝1 , 𝑝2, 𝑝3 ;
𝑝 βˆ’ π‘π‘Ÿπ‘œπ‘π‘’π‘ π‘ π‘œπ‘Ÿ)
Links will be
β€’ i=0 οƒ  2i οƒ  0
β€’ i=1 οƒ  2i οƒ  2
β€’ i=2 οƒ  2i οƒ  4
β€’ i=3 οƒ  2i οƒ  6
𝑝0 οƒ  𝑝0
𝑝1 οƒ  𝑝2
𝑝2 οƒ  𝑝4
𝑝3 οƒ  𝑝6
For i=4 to 7 ; (𝑝4 , 𝑝5 , 𝑝6, 𝑝7 )
Links will be
β€’ i=4 οƒ  2i-7 οƒ  1
β€’ i=5 οƒ  2i-7 οƒ  3
β€’ i=6 οƒ  2i-7 οƒ  5
β€’ i=7 οƒ  2i-7 οƒ  7
𝑝4 οƒ  𝑝1
𝑝5 οƒ  𝑝3
𝑝6 οƒ  𝑝5
𝑝7 οƒ  𝑝7
Therefore the range is 0 to 7
SHUFFLE-EXCHANGE NETWORK WITH N =
23 PROCESSORS CONT..
SHUFFLE EXCHANGE NETWORKS 7
Shuffle Connections
Exchange Links
0 1 2 3 4 5 6 7
𝑝0 οƒ  𝑝0
𝑝1 οƒ  𝑝2 𝑝2 οƒ  𝑝4
𝑝3 οƒ  𝑝6
𝑝4 οƒ  𝑝1 𝑝5 οƒ  𝑝3 𝑝6 οƒ  𝑝5
𝑝7 οƒ  𝑝7
SHUFFLE EXCHANGE NETWORKS 8
 N=2 π‘˜
 N = 8 ; 23
 Then k=3;
After 3 operations that
particular value will be add its
original location.…
1 2 4 3 5 6
Necklace
Short
Necklace
0 7
NECKLACES SHUFFLE-EXCHANGE NETWORK
IMPLEMENTATION OF PERFECT SHUFFLE
SHUFFLE EXCHANGE NETWORKS 9
01. Define a array of length
n and initialize processor
numbers
02. Shuffle First Half
03. Shuffle Second Half
SHUFFLE – EXCHANGE NETWORK EXAMPLES
1. Banyan Network
There are n= log2 𝑁 stages
each consisting of N/2 active
𝐸1 nodes, which successive
stages connected by passive
𝛽𝑖 permutations.
SHUFFLE EXCHANGE NETWORKS 10
SHUFFLE – EXCHANGE NETWORK EXAMPLES
2. The Omega Network
β€’ Multistage interconnection
network.
β€’ The outputs from each stage
are connected to the inputs of
the next stage using a perfect
shuffle connection system.
SHUFFLE EXCHANGE NETWORKS 11
SHUFFLE EXCHANGE NETWORK
APPLICATIONS
Shuffle exchange network provides suitable interconnection
patterns for implementing certain parallel algorithms such as;
SHUFFLE EXCHANGE NETWORKS 12
β€’ Polynomial evaluation
β€’ Fast Fourier Transform(FFT)
β€’ Sorting
β€’ Matrix transposition
PROBLEMS WITH SHUFFLE EXCHANGE
SHUFFLE EXCHANGE NETWORKS 13
β€’ A large shuffle-exchange network does not decompose well
into smaller separate shuffle exchange networks.
β€’ In a large shuffle-exchange network, a small percentage of
nodes will be hot spots
β€’ They will encounter much heavier traffic
SUMMARY
14SHUFFLE EXCHANGE NETWORKS
Shuffle
Exchange
Processor
nodes
n=𝟐 π’Œ
Switch nodes
n
Diameter
2log n – 1
Bisection
Width
(n/ log n)
Edges/nodes
2
Constant
edge length
No
THANK
YOU
15SHUFFLE EXCHANGE NETWORKS
QUESTIONS
?
16SHUFFLE EXCHANGE NETWORKS

More Related Content

What's hot

Transmission impairments(presentation)
Transmission impairments(presentation)Transmission impairments(presentation)
Transmission impairments(presentation)Vivek Kumar
Β 
DATA RATE LIMITS
DATA RATE LIMITSDATA RATE LIMITS
DATA RATE LIMITSChAwais15
Β 
Computer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESS
Computer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESSComputer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESS
Computer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESSDr. SELVAGANESAN S
Β 
Digital Data, Digital Signal | Scrambling Techniques
Digital Data, Digital Signal | Scrambling TechniquesDigital Data, Digital Signal | Scrambling Techniques
Digital Data, Digital Signal | Scrambling TechniquesBiplap Bhattarai
Β 
Distance vector routing
Distance vector routingDistance vector routing
Distance vector routingSiddique Ibrahim
Β 
Stop and-wait protocol
Stop and-wait protocolStop and-wait protocol
Stop and-wait protocolVenkata Sreeram
Β 
parallel Questions & answers
parallel Questions & answersparallel Questions & answers
parallel Questions & answersMd. Mashiur Rahman
Β 
Time multiplexed time switch
Time multiplexed time switchTime multiplexed time switch
Time multiplexed time switchAakankshaR
Β 
wireless network IEEE 802.11
 wireless network IEEE 802.11 wireless network IEEE 802.11
wireless network IEEE 802.11Shreejan Acharya
Β 
Improving coverage and capacity in cellular systems
Improving coverage and capacity in cellular systemsImproving coverage and capacity in cellular systems
Improving coverage and capacity in cellular systemsTarek Nader
Β 
Channel assignment strategies
Channel assignment strategiesChannel assignment strategies
Channel assignment strategiesAJAL A J
Β 
General pipeline concepts
General pipeline conceptsGeneral pipeline concepts
General pipeline conceptsPrasenjit Dey
Β 
Selective repeat protocol
Selective repeat protocolSelective repeat protocol
Selective repeat protocolManusha Dilan
Β 
Diversity Techniques in Wireless Communication
Diversity Techniques in Wireless CommunicationDiversity Techniques in Wireless Communication
Diversity Techniques in Wireless CommunicationSahar Foroughi
Β 
Travelling Salesman
Travelling SalesmanTravelling Salesman
Travelling SalesmanShuvojit Kar
Β 
Transport layer
Transport layer Transport layer
Transport layer Mukesh Chinta
Β 
2.1 introduction to cellular architecture
2.1   introduction to cellular architecture2.1   introduction to cellular architecture
2.1 introduction to cellular architectureJAIGANESH SEKAR
Β 
Error Detection and Correction
Error Detection and CorrectionError Detection and Correction
Error Detection and CorrectionTechiNerd
Β 

What's hot (20)

Cs8591 Computer Networks
Cs8591 Computer NetworksCs8591 Computer Networks
Cs8591 Computer Networks
Β 
Transmission impairments(presentation)
Transmission impairments(presentation)Transmission impairments(presentation)
Transmission impairments(presentation)
Β 
DATA RATE LIMITS
DATA RATE LIMITSDATA RATE LIMITS
DATA RATE LIMITS
Β 
Computer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESS
Computer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESSComputer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESS
Computer Networks Unit 2 UNIT II DATA-LINK LAYER & MEDIA ACCESS
Β 
Digital Data, Digital Signal | Scrambling Techniques
Digital Data, Digital Signal | Scrambling TechniquesDigital Data, Digital Signal | Scrambling Techniques
Digital Data, Digital Signal | Scrambling Techniques
Β 
Distance vector routing
Distance vector routingDistance vector routing
Distance vector routing
Β 
Stop and-wait protocol
Stop and-wait protocolStop and-wait protocol
Stop and-wait protocol
Β 
parallel Questions & answers
parallel Questions & answersparallel Questions & answers
parallel Questions & answers
Β 
Time multiplexed time switch
Time multiplexed time switchTime multiplexed time switch
Time multiplexed time switch
Β 
wireless network IEEE 802.11
 wireless network IEEE 802.11 wireless network IEEE 802.11
wireless network IEEE 802.11
Β 
Improving coverage and capacity in cellular systems
Improving coverage and capacity in cellular systemsImproving coverage and capacity in cellular systems
Improving coverage and capacity in cellular systems
Β 
Channel assignment strategies
Channel assignment strategiesChannel assignment strategies
Channel assignment strategies
Β 
General pipeline concepts
General pipeline conceptsGeneral pipeline concepts
General pipeline concepts
Β 
Selective repeat protocol
Selective repeat protocolSelective repeat protocol
Selective repeat protocol
Β 
Diversity Techniques in Wireless Communication
Diversity Techniques in Wireless CommunicationDiversity Techniques in Wireless Communication
Diversity Techniques in Wireless Communication
Β 
Travelling Salesman
Travelling SalesmanTravelling Salesman
Travelling Salesman
Β 
Transport layer
Transport layer Transport layer
Transport layer
Β 
2.1 introduction to cellular architecture
2.1   introduction to cellular architecture2.1   introduction to cellular architecture
2.1 introduction to cellular architecture
Β 
Error control
Error controlError control
Error control
Β 
Error Detection and Correction
Error Detection and CorrectionError Detection and Correction
Error Detection and Correction
Β 

Similar to Shuffle Exchange Networks Explained

MULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTION
MULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTIONMULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTION
MULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTIONsuryakant tripathi
Β 
A low power cmos analog circuit design for acquiring multichannel eeg signals
A low power cmos analog circuit design for acquiring multichannel eeg signalsA low power cmos analog circuit design for acquiring multichannel eeg signals
A low power cmos analog circuit design for acquiring multichannel eeg signalsVLSICS Design
Β 
Ultra sonic sensor network communicating using NRF 24L01 radio
Ultra sonic sensor network communicating using NRF 24L01 radioUltra sonic sensor network communicating using NRF 24L01 radio
Ultra sonic sensor network communicating using NRF 24L01 radioAshok Raj
Β 
Implementation of UART with BIST Technique Using Low Power LFSR
Implementation of UART with BIST Technique Using Low Power LFSRImplementation of UART with BIST Technique Using Low Power LFSR
Implementation of UART with BIST Technique Using Low Power LFSRIJERA Editor
Β 
Review of crosstalk free Network
Review of crosstalk free NetworkReview of crosstalk free Network
Review of crosstalk free NetworkIJMER
Β 
High performance novel dual stack gating technique
High performance novel dual stack gating techniqueHigh performance novel dual stack gating technique
High performance novel dual stack gating techniqueeSAT Publishing House
Β 
A Single-Phase Clock Multiband Low-Power Flexible Divider
A Single-Phase Clock Multiband Low-Power Flexible DividerA Single-Phase Clock Multiband Low-Power Flexible Divider
A Single-Phase Clock Multiband Low-Power Flexible Dividerijsrd.com
Β 
SYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptx
SYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptxSYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptx
SYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptxSaiDhanushM
Β 
PR-108: MobileNetV2: Inverted Residuals and Linear Bottlenecks
PR-108: MobileNetV2: Inverted Residuals and Linear BottlenecksPR-108: MobileNetV2: Inverted Residuals and Linear Bottlenecks
PR-108: MobileNetV2: Inverted Residuals and Linear BottlenecksJinwon Lee
Β 
MSc Thesis Presentation
MSc Thesis PresentationMSc Thesis Presentation
MSc Thesis PresentationReem Sherif
Β 
Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...
Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...
Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...IJMER
Β 
Information and network security 16 transposition ciphers
Information and network security 16 transposition ciphersInformation and network security 16 transposition ciphers
Information and network security 16 transposition ciphersVaibhav Khanna
Β 
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...Prashantkumar R
Β 
FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...
FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...
FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...IJPEDS-IAES
Β 
Low power correlation for IEEE 802.16 OFDM synchronisation using FPGA
Low power correlation for IEEE 802.16 OFDM  synchronisation using FPGA Low power correlation for IEEE 802.16 OFDM  synchronisation using FPGA
Low power correlation for IEEE 802.16 OFDM synchronisation using FPGA Brundha Sholaganga
Β 
Introduction to switching & circuit switching
Introduction to switching & circuit switchingIntroduction to switching & circuit switching
Introduction to switching & circuit switchingDr Rajiv Srivastava
Β 

Similar to Shuffle Exchange Networks Explained (20)

G011136871
G011136871G011136871
G011136871
Β 
MULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTION
MULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTIONMULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTION
MULTILEVEL INVERTER AND NEURAL NETWORK INTRODUCTION
Β 
A low power cmos analog circuit design for acquiring multichannel eeg signals
A low power cmos analog circuit design for acquiring multichannel eeg signalsA low power cmos analog circuit design for acquiring multichannel eeg signals
A low power cmos analog circuit design for acquiring multichannel eeg signals
Β 
final14-4
final14-4final14-4
final14-4
Β 
Ultra sonic sensor network communicating using NRF 24L01 radio
Ultra sonic sensor network communicating using NRF 24L01 radioUltra sonic sensor network communicating using NRF 24L01 radio
Ultra sonic sensor network communicating using NRF 24L01 radio
Β 
Implementation of UART with BIST Technique Using Low Power LFSR
Implementation of UART with BIST Technique Using Low Power LFSRImplementation of UART with BIST Technique Using Low Power LFSR
Implementation of UART with BIST Technique Using Low Power LFSR
Β 
Review of crosstalk free Network
Review of crosstalk free NetworkReview of crosstalk free Network
Review of crosstalk free Network
Β 
High performance novel dual stack gating technique
High performance novel dual stack gating techniqueHigh performance novel dual stack gating technique
High performance novel dual stack gating technique
Β 
A Single-Phase Clock Multiband Low-Power Flexible Divider
A Single-Phase Clock Multiband Low-Power Flexible DividerA Single-Phase Clock Multiband Low-Power Flexible Divider
A Single-Phase Clock Multiband Low-Power Flexible Divider
Β 
SYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptx
SYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptxSYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptx
SYSTOLIC ARCH IN COMPUTER OPERATING SYSTEM.pptx
Β 
PR-108: MobileNetV2: Inverted Residuals and Linear Bottlenecks
PR-108: MobileNetV2: Inverted Residuals and Linear BottlenecksPR-108: MobileNetV2: Inverted Residuals and Linear Bottlenecks
PR-108: MobileNetV2: Inverted Residuals and Linear Bottlenecks
Β 
MSc Thesis Presentation
MSc Thesis PresentationMSc Thesis Presentation
MSc Thesis Presentation
Β 
Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...
Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...
Neural Network Based Optimal Switching Pattern Generation for Multiple Pulse ...
Β 
Information and network security 16 transposition ciphers
Information and network security 16 transposition ciphersInformation and network security 16 transposition ciphers
Information and network security 16 transposition ciphers
Β 
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Β 
FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...
FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...
FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel In...
Β 
ADC
ADCADC
ADC
Β 
Low power correlation for IEEE 802.16 OFDM synchronisation using FPGA
Low power correlation for IEEE 802.16 OFDM  synchronisation using FPGA Low power correlation for IEEE 802.16 OFDM  synchronisation using FPGA
Low power correlation for IEEE 802.16 OFDM synchronisation using FPGA
Β 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
Β 
Introduction to switching & circuit switching
Introduction to switching & circuit switchingIntroduction to switching & circuit switching
Introduction to switching & circuit switching
Β 

More from Lahiru Danushka

Liang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygons
Liang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygonsLiang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygons
Liang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygonsLahiru Danushka
Β 
Virtual Machines - Virtual Box
Virtual Machines  - Virtual BoxVirtual Machines  - Virtual Box
Virtual Machines - Virtual BoxLahiru Danushka
Β 
Human Computer Interaction (HCI)
Human Computer Interaction (HCI)Human Computer Interaction (HCI)
Human Computer Interaction (HCI)Lahiru Danushka
Β 
Formalization Machines and Sastes
Formalization Machines and SastesFormalization Machines and Sastes
Formalization Machines and SastesLahiru Danushka
Β 
Dining Philosopher Problem and Solution
Dining Philosopher Problem and SolutionDining Philosopher Problem and Solution
Dining Philosopher Problem and SolutionLahiru Danushka
Β 
Election in Wireless Environment
Election in Wireless EnvironmentElection in Wireless Environment
Election in Wireless EnvironmentLahiru Danushka
Β 

More from Lahiru Danushka (7)

Liang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygons
Liang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygonsLiang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygons
Liang- Barsky Algorithm, Polygon clipping & pipeline clipping of polygons
Β 
Virtual Machines - Virtual Box
Virtual Machines  - Virtual BoxVirtual Machines  - Virtual Box
Virtual Machines - Virtual Box
Β 
Human Computer Interaction (HCI)
Human Computer Interaction (HCI)Human Computer Interaction (HCI)
Human Computer Interaction (HCI)
Β 
Formalization Machines and Sastes
Formalization Machines and SastesFormalization Machines and Sastes
Formalization Machines and Sastes
Β 
Dining Philosopher Problem and Solution
Dining Philosopher Problem and SolutionDining Philosopher Problem and Solution
Dining Philosopher Problem and Solution
Β 
My Sql Work Bench
My Sql Work BenchMy Sql Work Bench
My Sql Work Bench
Β 
Election in Wireless Environment
Election in Wireless EnvironmentElection in Wireless Environment
Election in Wireless Environment
Β 

Recently uploaded

GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationMichael W. Hawkins
Β 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraDeakin University
Β 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
Β 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountPuma Security, LLC
Β 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
Β 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
Β 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptxLBM Solutions
Β 
WhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure serviceWhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure servicePooja Nehwal
Β 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slidespraypatel2
Β 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions
Β 
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
Β 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions
Β 
FULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | DelhiFULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | Delhisoniya singh
Β 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking MenDelhi Call girls
Β 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
Β 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphNeo4j
Β 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
Β 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking MenDelhi Call girls
Β 
How to Remove Document Management Hurdles with X-Docs?
How to Remove Document Management Hurdles with X-Docs?How to Remove Document Management Hurdles with X-Docs?
How to Remove Document Management Hurdles with X-Docs?XfilesPro
Β 

Recently uploaded (20)

GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
Β 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning era
Β 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
Β 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
Β 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
Β 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
Β 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptx
Β 
WhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure serviceWhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 βœ“Call Girls In Kalyan ( Mumbai ) secure service
Β 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
Β 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food Manufacturing
Β 
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Β 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping Elbows
Β 
FULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | DelhiFULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY πŸ” 8264348440 πŸ” Call Girls in Diplomatic Enclave | Delhi
Β 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
Β 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
Β 
The transition to renewables in India.pdf
The transition to renewables in India.pdfThe transition to renewables in India.pdf
The transition to renewables in India.pdf
Β 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
Β 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
Β 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
Β 
How to Remove Document Management Hurdles with X-Docs?
How to Remove Document Management Hurdles with X-Docs?How to Remove Document Management Hurdles with X-Docs?
How to Remove Document Management Hurdles with X-Docs?
Β 

Shuffle Exchange Networks Explained

  • 1. SHUFFLE EXCHANGE NETWORKS A G A L DANUSHKA - SEU/IS/14/PS/101 - PS0722
  • 2. CONTENT β€’ Introduction β€’ Perfect Shuffle Vs Inverse Perfect Shuffle β€’ Perfect Shuffle Interconnection Network β€’ Perfect Shuffle Implementation β€’ Examples β€’ Applications β€’ Problems β€’ Summary 2SHUFFLE EXCHANGE NETWORKS
  • 3. INTRODUCTION β€’ Shuffle Exchange Network (SEN) is a unique path it has only a single path between a particular input and output. β€’ These networks are frequently applied with simple modular switches, make use of two input and two output switching elements. β€’ Shuffle exchange network suitable in multistage interconnection network architecture because it can provide an alternative path for routing procedure. 3SHUFFLE EXCHANGE NETWORKS
  • 4. PERFECT SHUFFLE VS INVERSE PERFECT SHUFFLE perfect shuffle Inverse perfect shuffle 4SHUFFLE EXCHANGE NETWORKS
  • 5. PERFECT SHUFFLE INTERCONNECTION NETWORK  Let N; no. of processors where; 𝑝0 , 𝑝1 , 𝑝 π‘βˆ’1  N is power of 2  There are one way link between each pair of processors 𝑝𝑖 to 𝑝𝑗 ; where 2𝑖 π‘“π‘œπ‘Ÿ 0 ≀ 𝑖 ≀ 𝑁 2 βˆ’ 1 2𝑖 + 1 βˆ’ 𝑁 π‘“π‘œπ‘Ÿ 𝑁 2 ≀ 𝑖 ≀ 𝑁 βˆ’ 1 (Basic permutation for the perfect shuffle network.) j = 5SHUFFLE EXCHANGE NETWORKS
  • 6. SHUFFLE-EXCHANGE NETWORK WITH N = 23 PROCESSORS 6SHUFFLE EXCHANGE NETWORKS 2𝑖 π‘“π‘œπ‘Ÿ 0 ≀ 𝑖 ≀ 𝑁 2 βˆ’ 1 2𝑖 + 1 βˆ’ 𝑁 π‘“π‘œπ‘Ÿ 𝑁 2 ≀ 𝑖 ≀ 𝑁 βˆ’ 1 Solving the equation for N=8 j = j= 2i for 0 ≀ i ≀ 3 j= 2i-7 for 4 ≀ i ≀ 7 For i=0 to 3 ; (𝑝0 , 𝑝1 , 𝑝2, 𝑝3 ; 𝑝 βˆ’ π‘π‘Ÿπ‘œπ‘π‘’π‘ π‘ π‘œπ‘Ÿ) Links will be β€’ i=0 οƒ  2i οƒ  0 β€’ i=1 οƒ  2i οƒ  2 β€’ i=2 οƒ  2i οƒ  4 β€’ i=3 οƒ  2i οƒ  6 𝑝0 οƒ  𝑝0 𝑝1 οƒ  𝑝2 𝑝2 οƒ  𝑝4 𝑝3 οƒ  𝑝6 For i=4 to 7 ; (𝑝4 , 𝑝5 , 𝑝6, 𝑝7 ) Links will be β€’ i=4 οƒ  2i-7 οƒ  1 β€’ i=5 οƒ  2i-7 οƒ  3 β€’ i=6 οƒ  2i-7 οƒ  5 β€’ i=7 οƒ  2i-7 οƒ  7 𝑝4 οƒ  𝑝1 𝑝5 οƒ  𝑝3 𝑝6 οƒ  𝑝5 𝑝7 οƒ  𝑝7 Therefore the range is 0 to 7
  • 7. SHUFFLE-EXCHANGE NETWORK WITH N = 23 PROCESSORS CONT.. SHUFFLE EXCHANGE NETWORKS 7 Shuffle Connections Exchange Links 0 1 2 3 4 5 6 7 𝑝0 οƒ  𝑝0 𝑝1 οƒ  𝑝2 𝑝2 οƒ  𝑝4 𝑝3 οƒ  𝑝6 𝑝4 οƒ  𝑝1 𝑝5 οƒ  𝑝3 𝑝6 οƒ  𝑝5 𝑝7 οƒ  𝑝7
  • 8. SHUFFLE EXCHANGE NETWORKS 8  N=2 π‘˜  N = 8 ; 23  Then k=3; After 3 operations that particular value will be add its original location.… 1 2 4 3 5 6 Necklace Short Necklace 0 7 NECKLACES SHUFFLE-EXCHANGE NETWORK
  • 9. IMPLEMENTATION OF PERFECT SHUFFLE SHUFFLE EXCHANGE NETWORKS 9 01. Define a array of length n and initialize processor numbers 02. Shuffle First Half 03. Shuffle Second Half
  • 10. SHUFFLE – EXCHANGE NETWORK EXAMPLES 1. Banyan Network There are n= log2 𝑁 stages each consisting of N/2 active 𝐸1 nodes, which successive stages connected by passive 𝛽𝑖 permutations. SHUFFLE EXCHANGE NETWORKS 10
  • 11. SHUFFLE – EXCHANGE NETWORK EXAMPLES 2. The Omega Network β€’ Multistage interconnection network. β€’ The outputs from each stage are connected to the inputs of the next stage using a perfect shuffle connection system. SHUFFLE EXCHANGE NETWORKS 11
  • 12. SHUFFLE EXCHANGE NETWORK APPLICATIONS Shuffle exchange network provides suitable interconnection patterns for implementing certain parallel algorithms such as; SHUFFLE EXCHANGE NETWORKS 12 β€’ Polynomial evaluation β€’ Fast Fourier Transform(FFT) β€’ Sorting β€’ Matrix transposition
  • 13. PROBLEMS WITH SHUFFLE EXCHANGE SHUFFLE EXCHANGE NETWORKS 13 β€’ A large shuffle-exchange network does not decompose well into smaller separate shuffle exchange networks. β€’ In a large shuffle-exchange network, a small percentage of nodes will be hot spots β€’ They will encounter much heavier traffic
  • 14. SUMMARY 14SHUFFLE EXCHANGE NETWORKS Shuffle Exchange Processor nodes n=𝟐 π’Œ Switch nodes n Diameter 2log n – 1 Bisection Width (n/ log n) Edges/nodes 2 Constant edge length No

Editor's Notes

  1. *Multistage Interconnection Networks (MINs) are design to provide an effective communication in switching. *MINs networks consist of stages that can route the switching through the path. In this types of network the major problem occur when the switch failed to route in the stage. If these situations occur the switching need to be route to an alternative path to avoid from system failure. Shuffle-exchange networks have been widely considered as practical interconnection systems due to their size of it switching elements and uncomplicated configuration. It can helps in fault tolerance and reduce the latency. The shuffle exchange multistage interconnection network is one network in large class topologically equivalent MINs that include the omega, indirect binary, cube, baseline, and generalized cube
  2. Shuffle exchange network model is based on two routing functions, shuffle and exchange. A perfect shuffle cuts the deck into two halves from the center and then inter mixes them evenly. Inverse perfect shuffle does the opposite to restore the original ordering as shown in figure.
  3. Basic permutation for the perfect shuffle network.
  4. 0 & 7 are connected to it self and not connected to the remaining network. So 0 is considering as the EVEN NO. PROCESSOR. Then we make above dash lines as exchange links. These links should be created with even no. processors. So 7 also would be connected with the network. Exchange link (E) between node i and node i+1 when i is even ( = node numbers differ only in LSB) β€’ bidirectional Shuffle link (S) to node LeftCycle(i) β€’ unidirectional
  5. K Shuffling operations moves are datum or data values back to the original location. As for 8; k=3; that means after the 3 operations that particular value will be add its original location. Look at particular processes These particular designs are called necklace. Remaining one is 0; which have less no. of k operations.
  6. FFT is an algorithm that computes the DISCRETR FOURIER TRANSFORM of a sequence, or its inverse. Converts a signal from its original domain to a representation in the frequency domain and vice versa. Sorting ; Arrange a set of keys, stored one per processor, so that the ith processor holds the ith key in ascending order
  7. Issues that related to the network performance ; The sizes of network using in that networks. The technique use. The network , *can cause a complexity *can increase the cost *can cause a system failure ; By using a large network size A major problem in SEN is path complexity occur when the routing procedure have been apply. A critical set of components is defined as set of switching component, each from different groups, such as that a network a network failure will occur if all the components become faulty simultaneously [3]. SEN provide more redundant paths, by adding stage to the SEN. This network allows two paths for communication between each source and destination. SENs in addition designed to provide inter process communication and developed fault tolerant architecture. SENs functionality also can reduce the cost and latency in the interconnection process
  8. Diameter ; The largest distance between two nodes. Bisection width ; The minimum number of edges that must be removed to divide the network into to halves (within one) Number of edges per node ; we consider this to be the best if this is constant Maximum edge length ; we consider this to be the best if this is constant (independent of number of processors, because it affects the scalability.)