SlideShare a Scribd company logo
1 of 1
Download to read offline
ARVIND BALAKUMAR
1337 West 24th street, Los Angeles, California-90007 Mobile: +1 (213)-327-4496 Email: balakuma@usc.edu
	
  
OBJECTIVE:
To obtain a summer Internship in a simulating and challenging milieu, that enables maximum utilization of my skills and
expertise in order to make a positive difference in the organization
EDUCATION:
University of Southern California (USC), Los Angeles, California August 2014-May 2016
Viterbi School of Engineering
Master of Science, Electrical Engineering CGPA: 4.0/4.0
Sri Venkateswara College of Engineering, Tamil Nadu, India August 2010-May 2014
Bachelors of Engineering, Electronics and Communication CGPA: 8.67/10
TECHNICAL SKILLS:
Ø Tools : Cadence-Virtuoso, Cadence-Allegro Design Entry Capture, Xilinx ISE, ModelSim, LTpice,
Matlab, Xcode
Ø Programming Languages: C, C++, Objective-C, SQL
Ø Scripting Languages : Perl, Bash
Ø Operating systems : MacOSX, Windows 	
  	
  
COURSES:
Ø Fall 2014 : EE457-Computer Systems Organization, EE477L –MOS VLSI Circuit Design, EE590- Directed Research
Ø Spring 2015: EE533- Network Processor Design and Programming, EE577A- VLSI System Design
	
  
INTERNSHIPS:
• Larsen & Toubro, Technology services: December 2013-May 2014
- Developed a Universal Wireless Mobile Charger based on the Qi (“Chee”) wireless power standard.
- Designed the complete schematics in Cadence Allegro Design Entry Capture following the specifications provided by the
company.
- Completed the entire board bring up in the given time and carried out required test cases to ensure proper functionality.
PROJECTS:
• Design of a Multi Core Network Processor on NetFPGA: Spring 2015
- Designed a 5 stage Pipelined data path using Xilinx ISE, in Verilog. Emulated it on Vertex 2 Pro NetFPGA.
- Designed a custom ISA for the Network processor, which supports 30 instructions.
- Built a compiler using Perl that converts MIPS assembly code to our custom machine language that can directly be fed
into the Instruction Memory of the processor.
• Network Intrusion Detection (IDS) Engine: Spring 2015
- Designed a Network Intrusion Detection engine partially in Schematics and partially in Verilog using Xilinx ISE.
- The engine detects malicious Network packets and drops them without forwarding to the next node.
- The engine can detect up to 20 malicious packets of 7 Bytes wide each, which can be programmed during run time.
• Single Core Processor – VLSI System Design: Spring 2015
- Designed a single core processor at gate level using Cadence Virtuoso. Improved performance of the processor by adding
Forwarding and Hazard detection units.
- Built a 512 bit SRAM with single read and write port, that was used as the Memory in the processor.
- Reduced the combinational logic path delay by sizing the gates using Logical effort. Also optimized the power
consumption of critical cells using Power gating.
• Design of a Neuron cell - MOS VLSI Circuit Design: Fall 2014
- Implemented a neuron cell that provides a firing pulse based on the input stimuli.
- Learned key layout strategies and techniques to make circuits small and fast.
RESEARCH AND PUBLICATIONS:
• Directed Research: Wireless power distribution to sensor clusters using electromagnetic induction under Professor
Dr.Edmond A.Jonckheere, University of Southern California.
• “Pixel detection and elimination algorithm to control traffic congestion aided by Fuzzy logic”- Fifth International
Conference on Advanced Computing, ICoAC 2013 (IEEE Madras section), ISBN: 978-1-4799-3447-8.
RESPONSIBILITIES AND POSITIONS:
• Secretary of Electronics and Communication Association in College and organized a National Level Symposium
“PANORAMA”.
• Served as an external guide for school students at M.K.M Matriculation school, for an electronics project “Laser in
Communication”.

More Related Content

What's hot

Karthick CCNP Resume
Karthick CCNP ResumeKarthick CCNP Resume
Karthick CCNP ResumeKarthick K
 
SENIOR YEAR RESUME
SENIOR YEAR RESUMESENIOR YEAR RESUME
SENIOR YEAR RESUMEFrank Tokarz
 
Swetha Jayachandran resume
Swetha Jayachandran resumeSwetha Jayachandran resume
Swetha Jayachandran resumeswetha_chandran
 
WangCheng_CMU_ResumeS16
WangCheng_CMU_ResumeS16WangCheng_CMU_ResumeS16
WangCheng_CMU_ResumeS16Cheng Wang
 
Kaushik_Sinha_Resume_Updated_1
Kaushik_Sinha_Resume_Updated_1Kaushik_Sinha_Resume_Updated_1
Kaushik_Sinha_Resume_Updated_1Kaushik Sinha
 
resume_final_software job
resume_final_software jobresume_final_software job
resume_final_software jobshiloh10
 
Resume of Zhenyu Xu
Resume of Zhenyu XuResume of Zhenyu Xu
Resume of Zhenyu XuZhenyu Xu
 
PARTH DESAI RESUME
PARTH DESAI RESUMEPARTH DESAI RESUME
PARTH DESAI RESUMEParth Desai
 
Vivek_resume
Vivek_resumeVivek_resume
Vivek_resumeVivek M
 
HELEN-NGUYEN-EE-July2015-RESUME
HELEN-NGUYEN-EE-July2015-RESUMEHELEN-NGUYEN-EE-July2015-RESUME
HELEN-NGUYEN-EE-July2015-RESUMEHelen Nguyen
 

What's hot (20)

Karthick CCNP Resume
Karthick CCNP ResumeKarthick CCNP Resume
Karthick CCNP Resume
 
Software analyst resume
Software analyst resumeSoftware analyst resume
Software analyst resume
 
murali-resume
murali-resumemurali-resume
murali-resume
 
Omkar revankar
Omkar revankarOmkar revankar
Omkar revankar
 
SENIOR YEAR RESUME
SENIOR YEAR RESUMESENIOR YEAR RESUME
SENIOR YEAR RESUME
 
Swetha Jayachandran resume
Swetha Jayachandran resumeSwetha Jayachandran resume
Swetha Jayachandran resume
 
WangCheng_CMU_ResumeS16
WangCheng_CMU_ResumeS16WangCheng_CMU_ResumeS16
WangCheng_CMU_ResumeS16
 
Shrilesh kathe 2017
Shrilesh kathe 2017Shrilesh kathe 2017
Shrilesh kathe 2017
 
Kaushik_Sinha_Resume_Updated_1
Kaushik_Sinha_Resume_Updated_1Kaushik_Sinha_Resume_Updated_1
Kaushik_Sinha_Resume_Updated_1
 
Lavina Chandwani Resume
Lavina Chandwani ResumeLavina Chandwani Resume
Lavina Chandwani Resume
 
resume_final_software job
resume_final_software jobresume_final_software job
resume_final_software job
 
Resume of Zhenyu Xu
Resume of Zhenyu XuResume of Zhenyu Xu
Resume of Zhenyu Xu
 
Resume_Akshay_Deshpande
Resume_Akshay_DeshpandeResume_Akshay_Deshpande
Resume_Akshay_Deshpande
 
PARTH DESAI RESUME
PARTH DESAI RESUMEPARTH DESAI RESUME
PARTH DESAI RESUME
 
Vivek_resume
Vivek_resumeVivek_resume
Vivek_resume
 
Phanidhar Gorrepati
Phanidhar GorrepatiPhanidhar Gorrepati
Phanidhar Gorrepati
 
Ajay- Embedded System
Ajay- Embedded System Ajay- Embedded System
Ajay- Embedded System
 
HELEN-NGUYEN-EE-July2015-RESUME
HELEN-NGUYEN-EE-July2015-RESUMEHELEN-NGUYEN-EE-July2015-RESUME
HELEN-NGUYEN-EE-July2015-RESUME
 
Penglun_Li
Penglun_LiPenglun_Li
Penglun_Li
 
RESUME
RESUMERESUME
RESUME
 

Viewers also liked

John Harris Transcript
John Harris TranscriptJohn Harris Transcript
John Harris TranscriptJohn Harris
 
Aplicaciones para el desarrollo de tics en la educacion
Aplicaciones para el desarrollo de tics en la educacionAplicaciones para el desarrollo de tics en la educacion
Aplicaciones para el desarrollo de tics en la educacionScarleth Aguirre
 
Diagramadeflujoporlademocracia
DiagramadeflujoporlademocraciaDiagramadeflujoporlademocracia
Diagramadeflujoporlademocraciavensite
 
Facultad de ciencias administrativas a fines
Facultad de ciencias administrativas a finesFacultad de ciencias administrativas a fines
Facultad de ciencias administrativas a finesLiz Castillo Florez
 
Taller oracle ccfcffcfcfcfcfcffc
Taller oracle ccfcffcfcfcfcfcffcTaller oracle ccfcffcfcfcfcfcffc
Taller oracle ccfcffcfcfcfcfcffcjinkalel kalel
 
Entidades vinculadas al comercio
Entidades vinculadas al comercioEntidades vinculadas al comercio
Entidades vinculadas al comercioLiz Castillo Florez
 
29 introduccion a los sistemas operativos de microsoft
29 introduccion a los sistemas operativos de microsoft29 introduccion a los sistemas operativos de microsoft
29 introduccion a los sistemas operativos de microsoftconrado perea
 

Viewers also liked (9)

Indicadores
IndicadoresIndicadores
Indicadores
 
John Harris Transcript
John Harris TranscriptJohn Harris Transcript
John Harris Transcript
 
Aplicaciones para el desarrollo de tics en la educacion
Aplicaciones para el desarrollo de tics en la educacionAplicaciones para el desarrollo de tics en la educacion
Aplicaciones para el desarrollo de tics en la educacion
 
Diagramadeflujoporlademocracia
DiagramadeflujoporlademocraciaDiagramadeflujoporlademocracia
Diagramadeflujoporlademocracia
 
Facultad de ciencias administrativas a fines
Facultad de ciencias administrativas a finesFacultad de ciencias administrativas a fines
Facultad de ciencias administrativas a fines
 
Taller oracle ccfcffcfcfcfcfcffc
Taller oracle ccfcffcfcfcfcfcffcTaller oracle ccfcffcfcfcfcfcffc
Taller oracle ccfcffcfcfcfcfcffc
 
Entidades vinculadas al comercio
Entidades vinculadas al comercioEntidades vinculadas al comercio
Entidades vinculadas al comercio
 
Hybridization
HybridizationHybridization
Hybridization
 
29 introduccion a los sistemas operativos de microsoft
29 introduccion a los sistemas operativos de microsoft29 introduccion a los sistemas operativos de microsoft
29 introduccion a los sistemas operativos de microsoft
 

Similar to ARVIND_BALAKUMAR_Resume

Similar to ARVIND_BALAKUMAR_Resume (20)

Resume
ResumeResume
Resume
 
Resume
ResumeResume
Resume
 
Resume
ResumeResume
Resume
 
Naveen Narasimhaiah Resume
Naveen Narasimhaiah ResumeNaveen Narasimhaiah Resume
Naveen Narasimhaiah Resume
 
Sagar_Patil_Resume
Sagar_Patil_ResumeSagar_Patil_Resume
Sagar_Patil_Resume
 
Sabareesh_Sridhar_resume
Sabareesh_Sridhar_resumeSabareesh_Sridhar_resume
Sabareesh_Sridhar_resume
 
sample-resume
sample-resumesample-resume
sample-resume
 
Resume_Mahadevan_new (2)
Resume_Mahadevan_new (2)Resume_Mahadevan_new (2)
Resume_Mahadevan_new (2)
 
Resume_Yafei Si
Resume_Yafei SiResume_Yafei Si
Resume_Yafei Si
 
Resume_Aney N Khatavkar
Resume_Aney N KhatavkarResume_Aney N Khatavkar
Resume_Aney N Khatavkar
 
Resume_Aney N Khatavkar
Resume_Aney N KhatavkarResume_Aney N Khatavkar
Resume_Aney N Khatavkar
 
Resume
ResumeResume
Resume
 
Akshay Sanjay Kale Resume LinkedIn
Akshay Sanjay Kale Resume LinkedInAkshay Sanjay Kale Resume LinkedIn
Akshay Sanjay Kale Resume LinkedIn
 
Gagan_Resume
Gagan_ResumeGagan_Resume
Gagan_Resume
 
Resume
ResumeResume
Resume
 
Hao hsiang ma resume
Hao hsiang ma resumeHao hsiang ma resume
Hao hsiang ma resume
 
ApoorvJoshi_Resume
ApoorvJoshi_ResumeApoorvJoshi_Resume
ApoorvJoshi_Resume
 
Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016
 
Fulltime_Resume
Fulltime_ResumeFulltime_Resume
Fulltime_Resume
 
Updated resume
Updated resumeUpdated resume
Updated resume
 

ARVIND_BALAKUMAR_Resume

  • 1. ARVIND BALAKUMAR 1337 West 24th street, Los Angeles, California-90007 Mobile: +1 (213)-327-4496 Email: balakuma@usc.edu   OBJECTIVE: To obtain a summer Internship in a simulating and challenging milieu, that enables maximum utilization of my skills and expertise in order to make a positive difference in the organization EDUCATION: University of Southern California (USC), Los Angeles, California August 2014-May 2016 Viterbi School of Engineering Master of Science, Electrical Engineering CGPA: 4.0/4.0 Sri Venkateswara College of Engineering, Tamil Nadu, India August 2010-May 2014 Bachelors of Engineering, Electronics and Communication CGPA: 8.67/10 TECHNICAL SKILLS: Ø Tools : Cadence-Virtuoso, Cadence-Allegro Design Entry Capture, Xilinx ISE, ModelSim, LTpice, Matlab, Xcode Ø Programming Languages: C, C++, Objective-C, SQL Ø Scripting Languages : Perl, Bash Ø Operating systems : MacOSX, Windows     COURSES: Ø Fall 2014 : EE457-Computer Systems Organization, EE477L –MOS VLSI Circuit Design, EE590- Directed Research Ø Spring 2015: EE533- Network Processor Design and Programming, EE577A- VLSI System Design   INTERNSHIPS: • Larsen & Toubro, Technology services: December 2013-May 2014 - Developed a Universal Wireless Mobile Charger based on the Qi (“Chee”) wireless power standard. - Designed the complete schematics in Cadence Allegro Design Entry Capture following the specifications provided by the company. - Completed the entire board bring up in the given time and carried out required test cases to ensure proper functionality. PROJECTS: • Design of a Multi Core Network Processor on NetFPGA: Spring 2015 - Designed a 5 stage Pipelined data path using Xilinx ISE, in Verilog. Emulated it on Vertex 2 Pro NetFPGA. - Designed a custom ISA for the Network processor, which supports 30 instructions. - Built a compiler using Perl that converts MIPS assembly code to our custom machine language that can directly be fed into the Instruction Memory of the processor. • Network Intrusion Detection (IDS) Engine: Spring 2015 - Designed a Network Intrusion Detection engine partially in Schematics and partially in Verilog using Xilinx ISE. - The engine detects malicious Network packets and drops them without forwarding to the next node. - The engine can detect up to 20 malicious packets of 7 Bytes wide each, which can be programmed during run time. • Single Core Processor – VLSI System Design: Spring 2015 - Designed a single core processor at gate level using Cadence Virtuoso. Improved performance of the processor by adding Forwarding and Hazard detection units. - Built a 512 bit SRAM with single read and write port, that was used as the Memory in the processor. - Reduced the combinational logic path delay by sizing the gates using Logical effort. Also optimized the power consumption of critical cells using Power gating. • Design of a Neuron cell - MOS VLSI Circuit Design: Fall 2014 - Implemented a neuron cell that provides a firing pulse based on the input stimuli. - Learned key layout strategies and techniques to make circuits small and fast. RESEARCH AND PUBLICATIONS: • Directed Research: Wireless power distribution to sensor clusters using electromagnetic induction under Professor Dr.Edmond A.Jonckheere, University of Southern California. • “Pixel detection and elimination algorithm to control traffic congestion aided by Fuzzy logic”- Fifth International Conference on Advanced Computing, ICoAC 2013 (IEEE Madras section), ISBN: 978-1-4799-3447-8. RESPONSIBILITIES AND POSITIONS: • Secretary of Electronics and Communication Association in College and organized a National Level Symposium “PANORAMA”. • Served as an external guide for school students at M.K.M Matriculation school, for an electronics project “Laser in Communication”.