✅ Contenido:
Introduction
AVR Architecture
➡️ Acquisition
➡️ Identification
➡️ Control Design
ARM Architecture
➡️ GPIO Control
Automation Solutions
➡️ Industrial Shields
FPGA Architecture vs Hardware Design
➡️ Behavioral Signal Processing with Machine Learning Based on FPGA
➡️ More FPGA projects
➡️ On going jobs
Future Work
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ CHARLA MACI: Prototipado de Aplicaciones Industriales Basado en Hardwar...Victor Asanza
✅ #ESPOL y la Facultad de Ingeniería en Electricidad y Computación #FIEC, organizó la Charla: "Prototipado de aplicaciones industriales basado en hardware de código abierto" dictada por el M. Sc. Víctor Asanza #SomosESPOL #ADNESPOL
✅ Topics
• Introduction
• AVR Architecture: Acquisition, Identification y Control Design
• ARM Architecture: GPIO Control
• Automation Solutions: Industrial Shields
• FPGA Architecture vs Hardware Design: Behavioral Signal Processing with Machine Learning Based on FPGA
• Future Work
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ CHARLA PUCESE: Telemetría De Consumo De Energía Eléctrica Basado En Har...Victor Asanza
Topics:
✅ Introduction
✅ Embedded Systems
➡️ Energy Meter
➡️ ESP32
➡️ Raspberry Pi
✅ Acquisition
➡️ Example
✅ Identification
➡️ System Identification Toolbox - Matlab
✅ Control Design
➡️ Energy consumption prediction
✅ Hardware Design
➡️ Raspberry and ESP32
✅ Related Works
✅ Future Work
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
Global Azure Bootcamp 2019 - Bandung - Microsoft Azure as Complete Solutions ...Alwin Arrasyid
The talk explains about what is Internet of Things from the back-end developers perspective and how Microsoft Azure can solve the problem that developers face in building a full-blown Internet of Things products especially on the cloud side of the products.
Road to Republic of IoT - ESP32 Programming and LoRaAndri Yadi
To promote Republic of IoT (RIoT) hackathon, we do roadshow to few cities in Indonesia and this time in Bogor. Here, I talked about technologies will be used during hackathon, especially LoRa and ESP32.
Weka Hertz Clock Based Weka Bits Per Second P.R.B.S Data Array Encryption A.S...theijes
The Aim is to Implementation of Weka Hertz Clock P.R.B.S Data Frame Array Encryption Soft H.D.L A.S.I.C I.P Core Architecture Design using Serial to Parallel Data Array Encoder for Parallel Distributed Array Data Computing System based Ultra High Speed Wireless System Software Applications and Products – A.S.I.C Data Serializer-De-Serializer, cloud, cluster, grid, WI-FI,GI-FI Internet computing, 3G,4G,5G Wireless System Software Products and Applications. This Design Architecture contains P.R.B.S Data Frame Registers of 32/64 bit Length, 8 Serial to Parallel Data Encoder Arrays and Weka Clock Frequency Baud Rate Generator /Oscillator and Coding Done by V.H.D.L and Verilog H.D.L Software. Design Implementation Done by Xilinx ISE 9.2i Software I.D.E and Altera Quartus II MODELSIM Simulation Tool. Programming and Debugging Done by Xilinx F.P.G.A Development Kit Xilinx XC 3S 200 TQ 144 F.P.G.A Chip. Design Implementation done through SPARTAN III F.P.G.A.
⭐⭐⭐⭐⭐ CHARLA MACI: Prototipado de Aplicaciones Industriales Basado en Hardwar...Victor Asanza
✅ #ESPOL y la Facultad de Ingeniería en Electricidad y Computación #FIEC, organizó la Charla: "Prototipado de aplicaciones industriales basado en hardware de código abierto" dictada por el M. Sc. Víctor Asanza #SomosESPOL #ADNESPOL
✅ Topics
• Introduction
• AVR Architecture: Acquisition, Identification y Control Design
• ARM Architecture: GPIO Control
• Automation Solutions: Industrial Shields
• FPGA Architecture vs Hardware Design: Behavioral Signal Processing with Machine Learning Based on FPGA
• Future Work
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ CHARLA PUCESE: Telemetría De Consumo De Energía Eléctrica Basado En Har...Victor Asanza
Topics:
✅ Introduction
✅ Embedded Systems
➡️ Energy Meter
➡️ ESP32
➡️ Raspberry Pi
✅ Acquisition
➡️ Example
✅ Identification
➡️ System Identification Toolbox - Matlab
✅ Control Design
➡️ Energy consumption prediction
✅ Hardware Design
➡️ Raspberry and ESP32
✅ Related Works
✅ Future Work
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
Global Azure Bootcamp 2019 - Bandung - Microsoft Azure as Complete Solutions ...Alwin Arrasyid
The talk explains about what is Internet of Things from the back-end developers perspective and how Microsoft Azure can solve the problem that developers face in building a full-blown Internet of Things products especially on the cloud side of the products.
Road to Republic of IoT - ESP32 Programming and LoRaAndri Yadi
To promote Republic of IoT (RIoT) hackathon, we do roadshow to few cities in Indonesia and this time in Bogor. Here, I talked about technologies will be used during hackathon, especially LoRa and ESP32.
Weka Hertz Clock Based Weka Bits Per Second P.R.B.S Data Array Encryption A.S...theijes
The Aim is to Implementation of Weka Hertz Clock P.R.B.S Data Frame Array Encryption Soft H.D.L A.S.I.C I.P Core Architecture Design using Serial to Parallel Data Array Encoder for Parallel Distributed Array Data Computing System based Ultra High Speed Wireless System Software Applications and Products – A.S.I.C Data Serializer-De-Serializer, cloud, cluster, grid, WI-FI,GI-FI Internet computing, 3G,4G,5G Wireless System Software Products and Applications. This Design Architecture contains P.R.B.S Data Frame Registers of 32/64 bit Length, 8 Serial to Parallel Data Encoder Arrays and Weka Clock Frequency Baud Rate Generator /Oscillator and Coding Done by V.H.D.L and Verilog H.D.L Software. Design Implementation Done by Xilinx ISE 9.2i Software I.D.E and Altera Quartus II MODELSIM Simulation Tool. Programming and Debugging Done by Xilinx F.P.G.A Development Kit Xilinx XC 3S 200 TQ 144 F.P.G.A Chip. Design Implementation done through SPARTAN III F.P.G.A.
Designed keeping in mind the latest technology on a single board. It is really easy to design, experiment with, and test circuitry without soldering. Students can explore a wide variety of electronic concepts simply by placing components on to the breadboard. It is very useful in electronics laboratories for performing IoT experiments. It is also useful to build and test circuits as well as making projects related to IoT integrating with the cloud platform. visit https://researchdesignlab.com/esp32-development-board-trainer-kit.html for more details
An introduction to the Intel Curie Module
LinkedIn: https://www.linkedin.com/in/davide-tiriticco-2278719a
Pervasive System course (Sapienza University of Rome): http://ichatz.me/index.php/Site/PervasiveSystems2016
Attendance System using ESP8266(Wi-Fi) with MySQLSanjay Kumar
Here We are going to connect Node MCU ESP8266 and RFID- RC522 with MYSQL Database. So for that first we should connect our Node MCU ESP8266 Board with RFID Module. By using the RFID Module we are going to scan our RFID card and tag which are allow or not. And by using our ESP8266 we are going to send that data to our MYSQL Database which is connect through a php page.
Wireless security testing with attack by Keiichi Horiai - CODE BLUE 2015CODE BLUE
We are in the IoT era. In this session, the function of GNURadio will be introduced with demonstration. GNURadio is a SDR (Software Defined Radio) tool to analyze wireless security such as Bluetooth LE. As an example of a SDR usage, I will demonstrate the replay attack for RF signal of ADS-B (Automatic Dependent Surveillance Broadcast) mounted on an aircraft and sniffer for wireless keyboards. Ideas of the counter measurement will also be discussed.
Presentation at DFRWS 2014, Denver, Colorado - The application of reverse engineering techniques against the Arduino microcontrollers to acquire uploaded applications.
Abstract The goal of the project is to create a system which will broadcast an audio signal over Wi-Fi from computer to set of speakers. This will allow the user to play the audio files from his computer to speakers present in the range of wireless network. The project combines the use of embedded hardware, low level software programming, and the IEEE 802.11 standard protocol for wireless communication (Wi-Fi). Keywords- Arduino, Cygwin, Microcontroller, Wi-Fi
Lab Handson: Power your Creations with Intel Edison!Codemotion
by Francesco Baldassarri - Come along and play with Intel Edison, for the Internet of Things? Learn about the Developer Kit for IoT, chose your preferred environment and test it – or test all the possibilities? We will be providing information and hands on training for developers interested in testing our solutions in C/C++, Javascript, Arduino, Wyliodrin and Python. Just bring you laptop and we will help you to get started. We will also provide information about our Cloud Analytics platform, and test hardware samples with the Grove Starter Kit – Intel IoT Edition. Visit us anytime and start making! What will you make?
SCADA deep inside:protocols and software architectureqqlan
Speakers: Alexander Timorin, Alexander Tlyapov, Gleb Gritsai
This talk will feature a technical description and a detailed analysis of such popular industrial protocols as Profinet DCP, IEC 61850-8-1 (MMS), IEC 61870-5-101/104, based on case studies. We will disclose potential opportunities that those protocols provide to attackers, as well as the authentication mechanism of the Siemens proprietary protocol called S7.
Besides protocols, the results of the research called Siemens Simatic WinCC will be presented. The overall component interaction architecture, HTTP protocols and interaction mechanisms, authorization and internal logic vulnerabilities will be shown.
The talk will be concluded with a methodological approach to network protocol analysis, recommendation, and script release.
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGAVictor Asanza
Introduction:
Field Programmable Gate Array #FPGA
System on Chip #SoC
#Nios_II_Processor
Hard Processor System #HPS
Advanced RISC Machine #ARM
Logical bridges
Share physical resources
Related Works:
Renovell et Al., testing #RAM modules in #FPGA
Focus on functional tests RAM of the FPGA
Wei et Al., RAM memory monitoring
Embedded System from the #HardProcessor
Wang et Al., Real-time applications
Use memory optimized way during the execution of tasks based on SoC architecture
real-time Electrocardiogram #ECG
FPGA with two 8GB Dual Data Rate Synchronous Dynamic Random Access Memories #DDR3 #SDRAM
Results:
As shown in Fig 12, the SRAM is working in the logical part executing several tasks and it is validated that as time passes the memory consumption increases. In addition, the writing times will depend on the amount of memory to be written and this varies according to the task that is being executed by the user or those that he has programmed in the Nios II.
As for the DD3, it is executing the Linux OS as a basis and additionally, a size proportional to the size of the SRAM is reserved for the respective comparisons, so it is observed that it has a higher consumption and longer response times. It should be considered in this comparison that the DD3 in addition to running the OS, also has the web server implemented which consumption varies according to the clients that are connecting to the webpage where it can be seen the memory monitoring of the embedded system. Also, thanks to the part of the HPS it is possible to monitor the memory of the embedded system without affecting its consumption.
As shown in Fig. 13, the SRAM is not under the same workload since it is only responsible for storing what Nios II needs for the execution of the tasks.
Finally, it was consider that the HPS portion to be very important for a clean monitoring not only of the SRAM but also of any core that is implemented in the FPGA portion, since if this application is implemented on a chip that only has FPGA the application would affect the consumption and performance of it, therefore you could not have completely reliable results.
Designed keeping in mind the latest technology on a single board. It is really easy to design, experiment with, and test circuitry without soldering. Students can explore a wide variety of electronic concepts simply by placing components on to the breadboard. It is very useful in electronics laboratories for performing IoT experiments. It is also useful to build and test circuits as well as making projects related to IoT integrating with the cloud platform. visit https://researchdesignlab.com/esp32-development-board-trainer-kit.html for more details
An introduction to the Intel Curie Module
LinkedIn: https://www.linkedin.com/in/davide-tiriticco-2278719a
Pervasive System course (Sapienza University of Rome): http://ichatz.me/index.php/Site/PervasiveSystems2016
Attendance System using ESP8266(Wi-Fi) with MySQLSanjay Kumar
Here We are going to connect Node MCU ESP8266 and RFID- RC522 with MYSQL Database. So for that first we should connect our Node MCU ESP8266 Board with RFID Module. By using the RFID Module we are going to scan our RFID card and tag which are allow or not. And by using our ESP8266 we are going to send that data to our MYSQL Database which is connect through a php page.
Wireless security testing with attack by Keiichi Horiai - CODE BLUE 2015CODE BLUE
We are in the IoT era. In this session, the function of GNURadio will be introduced with demonstration. GNURadio is a SDR (Software Defined Radio) tool to analyze wireless security such as Bluetooth LE. As an example of a SDR usage, I will demonstrate the replay attack for RF signal of ADS-B (Automatic Dependent Surveillance Broadcast) mounted on an aircraft and sniffer for wireless keyboards. Ideas of the counter measurement will also be discussed.
Presentation at DFRWS 2014, Denver, Colorado - The application of reverse engineering techniques against the Arduino microcontrollers to acquire uploaded applications.
Abstract The goal of the project is to create a system which will broadcast an audio signal over Wi-Fi from computer to set of speakers. This will allow the user to play the audio files from his computer to speakers present in the range of wireless network. The project combines the use of embedded hardware, low level software programming, and the IEEE 802.11 standard protocol for wireless communication (Wi-Fi). Keywords- Arduino, Cygwin, Microcontroller, Wi-Fi
Lab Handson: Power your Creations with Intel Edison!Codemotion
by Francesco Baldassarri - Come along and play with Intel Edison, for the Internet of Things? Learn about the Developer Kit for IoT, chose your preferred environment and test it – or test all the possibilities? We will be providing information and hands on training for developers interested in testing our solutions in C/C++, Javascript, Arduino, Wyliodrin and Python. Just bring you laptop and we will help you to get started. We will also provide information about our Cloud Analytics platform, and test hardware samples with the Grove Starter Kit – Intel IoT Edition. Visit us anytime and start making! What will you make?
SCADA deep inside:protocols and software architectureqqlan
Speakers: Alexander Timorin, Alexander Tlyapov, Gleb Gritsai
This talk will feature a technical description and a detailed analysis of such popular industrial protocols as Profinet DCP, IEC 61850-8-1 (MMS), IEC 61870-5-101/104, based on case studies. We will disclose potential opportunities that those protocols provide to attackers, as well as the authentication mechanism of the Siemens proprietary protocol called S7.
Besides protocols, the results of the research called Siemens Simatic WinCC will be presented. The overall component interaction architecture, HTTP protocols and interaction mechanisms, authorization and internal logic vulnerabilities will be shown.
The talk will be concluded with a methodological approach to network protocol analysis, recommendation, and script release.
⭐⭐⭐⭐⭐ CHARLA FIEC: Monitoring of system memory usage embedded in #FPGAVictor Asanza
Introduction:
Field Programmable Gate Array #FPGA
System on Chip #SoC
#Nios_II_Processor
Hard Processor System #HPS
Advanced RISC Machine #ARM
Logical bridges
Share physical resources
Related Works:
Renovell et Al., testing #RAM modules in #FPGA
Focus on functional tests RAM of the FPGA
Wei et Al., RAM memory monitoring
Embedded System from the #HardProcessor
Wang et Al., Real-time applications
Use memory optimized way during the execution of tasks based on SoC architecture
real-time Electrocardiogram #ECG
FPGA with two 8GB Dual Data Rate Synchronous Dynamic Random Access Memories #DDR3 #SDRAM
Results:
As shown in Fig 12, the SRAM is working in the logical part executing several tasks and it is validated that as time passes the memory consumption increases. In addition, the writing times will depend on the amount of memory to be written and this varies according to the task that is being executed by the user or those that he has programmed in the Nios II.
As for the DD3, it is executing the Linux OS as a basis and additionally, a size proportional to the size of the SRAM is reserved for the respective comparisons, so it is observed that it has a higher consumption and longer response times. It should be considered in this comparison that the DD3 in addition to running the OS, also has the web server implemented which consumption varies according to the clients that are connecting to the webpage where it can be seen the memory monitoring of the embedded system. Also, thanks to the part of the HPS it is possible to monitor the memory of the embedded system without affecting its consumption.
As shown in Fig. 13, the SRAM is not under the same workload since it is only responsible for storing what Nios II needs for the execution of the tasks.
Finally, it was consider that the HPS portion to be very important for a clean monitoring not only of the SRAM but also of any core that is implemented in the FPGA portion, since if this application is implemented on a chip that only has FPGA the application would affect the consumption and performance of it, therefore you could not have completely reliable results.
IEEE Radio & Wireless Week IoT Powered by Wireless PresentationMark Goldstein
Mark Goldstein, President of International Research Center (http://www.researchedge.com/) presented on the next Internet wave, how the Internet of Things (IoT), will connect tens of billions of new sensors and devices in the coming years driving sustainability while transforming home, business, government, industrial, medical, transportation, and other complex ecosystems. The presentation examined how IoT will be implemented and monetized across a various application spaces, creating new business models from pervasive sensor deployments and data gathering, accompanied by new privacy and security risks. Explore IoT’s evolving wireless protocols, their pro and cons, and deployment prospects including the impact of 5G, as well as roadblocks and operational challenges, emerging standards and protocols, gateways and ecosystem integration, big data strategies, and analytic opportunities.
SIMA AZ: Emerging Information Technology Innovations & Trends 11/15/17Mark Goldstein
Mark Goldstein, International Research Center presented a big overview of Emerging Information Technology Innovations & Trends to the Society for Information Management Arizona Chapter (SIM AZ) on 11/15/17 showcasing the latest and greatest emerging technologies and novel tech innovations, highlighting the market and societal transformations underway or anticipated. It covered Advances in Computer Power and Pervasiveness; Internet of Things (IoT) Overview and Ecosystem; Mobility, Augmented Reality and Virtual Reality (AR/VR); Medical Advances Through Informatics; Artificial Intelligence (AI) and Robotics; Big Data, Its Applications and Implications; and Onward into the Future…
Road to Republic of IoT - IoT Technologies & Machine LearningAndri Yadi
Yep, should have uploaded this on July 2017. To promote Republic of IoT (RIoT) hackathon, we do roadshow to few cities in Indonesia and this time in Semarang city. Here, I talked about technologies will be used during hackathon, especially LoRa, ESP32, and machine learning.
Xprize Think Tank Phoenix IoT Presentation 4/18/16Mark Goldstein
Mark Goldstein, President of International Research Center explored the next Internet wave, the Internet of Things (IoT), expected to connect tens of billions of new sensors and devices in the coming years with the Xprize Think Tank Phoenix Chapter (http://www.meetup.com/xprize-think-tank-phoenix/) on 4/18/16. Waves of change will roll through home, business, government, industrial, medical, transportation, and other complex ecosystems. This deck examines how IoT will be implemented and monetized creating new business models from pervasive sensor deployments and data gathering, accompanied by new privacy and security risks. Explore IoT’s roadblocks and operational challenges, emerging standards and protocols, gateway and wireless integration, and big data strategies and opportunities.
Note that this presentation is fresher though briefer than the one to the IEEE Computer Society Phoenix from 12/15 to be found at http://www.slideshare.net/markgirc/ieee-cs-phoenix-internet-of-things-innovations-megatrends-12215. This one stays at a somewhat higher level and includes newer material, but the other dives deeper into available devices and standards. Check them both out.
VEDLIoT – A heterogeneous hardware platform for next-gen AIoT applications, Jens Hagemeyer, EU-IoT Training Session on “Machine Learning at the Edge and the FarEdge”, IoT Week (online event), August 2021
With the rise of fog and edge-computing as the basic paradigms for future communication standards such as 6G, new processing requirements are established. On the other hand, new security algorithms appear with the scaling of quantum technology, increasing the complexity of the cryptography applications for IoT devices with a tight standardization timeline. Finally, the integration of satellites as nodes for communication networks includes fault-tolerance and error-correction codes as design parameters.
FPGA-based soft-processors are supported by industry and space agencies as promising candidates to overcome all these challenges, due to their flexibility and power consumption compared to GPUs or multithreading CPUs with co-processors. To optimize these architectures to a wide range of scenarios, common methods, and arithmetic functions need to be integrated into the ISA. This talk will show some examples of the RISC-V EL2 core for both classical and post-quantum cryptography and error correction codes, reducing the latency of standardized solutions at a cost of a small cross-section increase keeping the behavior under radiation effects similar to the original core.
Phoenix Data Conference - Big Data Analytics for IoT 11/4/17Mark Goldstein
“Big Data for IoT: Analytics from Descriptive to Predictive to Prescriptive” was presented to the Phoenix Data Conference on 11/4/17 at Grand Canyon University.
As the Internet of Things (IoT) floods data lakes and fills data oceans with sensor and real-world data, analytic tools and real-time responsiveness will require improved platforms and applications to deal with the data flow and move from descriptive to predictive to prescriptive analysis and outcomes.
Similar to ⭐⭐⭐⭐⭐ CHARLA #PUCESE: Industrial Automation and Internet of Things Based on Open-Source Hardware (20)
⭐⭐⭐⭐⭐ Device Free Indoor Localization in the 28 GHz band based on machine lea...Victor Asanza
By exploiting the received power change in a communication link produced by the presence of a human body in an otherwise empty room, this work evaluates indoor free device localization methods in the 28 GHz band using machine learning techniques. For this objective, a database is built using results from ray tracing simulations of a system comprised of 4 receivers and up to 2 transmitters, while a person is standing within the room. Transmitters are equipped with uniform linear arrays that switch their main beams sequentially at 21 angles, whereas the receivers operate with omnidirectional antennas. Statistical localization error reduction of at least 16% over a global-based classification technique can be obtained through the combination of two independent classifiers using one transmitter and a reduction of at least 19% for 2 transmitters. An additional improvement is achieved by combining each independent classifier with a regression algorithm. Results also suggest that the number of examples per class and size of the blocks (strips) in which the study area is partitioned play a role in the localization error.
La siguiente partición funcional que incluye una Maquina Secuencial Sincrónica (MSS) y tres registros de sostenimiento, debe realizar el ingreso de datos a cada uno de los registros y luego permitirá encontrar el valor máximo y mínimo ingresado. Además, cada uno de los registros indicados es de 8 bits para mostrar los valores encontrados de máximo (Qmax) y mínimo (Qmin) serán de 8 bits cada uno. El sistema digital funciona con una MSS modelo Moore de la siguiente forma:
1. La MSS luego de ser reiniciado empieza en el estado inicial.
2. El Sistema Digital en el estado inicial, esperará que el usuario presione y suelte la tecla Start dos veces, luego de lo cual esperará el ingreso de datos.
3. El ingreso de datos se lo hará presentando un byte en la entrada Datos, presionando y soltando la tecla Load (el usuario deberá realizar este paso tres veces, uno por cada registro).
4. Luego de ingresar los 3 datos, el usuario deberá presionar y soltar la tecla Find. Esta señal es la que le indica a la MSS del Sistema Digital, que es momento de realizar la búsqueda del valor máximo y mínimo.
5. Una vez finalizado el proceso de búsqueda de los valores máximo y mínimo, se activará la salida Done. El valor máximo se guardará en el RegistroMax y se presentará en su salida Qmax, por otro lado, el valor mínimo se guardará en el RegistroMin y se presentará en su salida Qmin.
6. La señal Done, las salidas Qmax y Qmin se presentarán hasta que el usuario presione y suelte la tecla Start una vez, luego de lo cual la MSS regresará al estado inicial.
Researcher in fields like Digital Systems Design based on FPGA, Embedded Systems, Open-Source Hardware, Artificial Intelligence and Biomedical Signal Processing with a major research interest in Brain-Computer Interface.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ Trilateration-based Indoor Location using Supervised Learning AlgorithmsVictor Asanza
The indoor positioning system (IPS) has a wide range of applications, due to the advantages it has over Global Positioning Systems (GPS) in indoor environments. Due to the biosecurity measures established by the World Health Organization (WHO), where the social distancing is provided, being stricter in indoor environments. This work proposes the design of a positioning system based on trilateration. The main objective is to predict the positioning in both the ‘x’ and ‘y’ axis in an area of 8 square meters. For this purpose, 3 Access Points (AP) and a Mobile Device (DM), which works as a raster, have been used. The Received Signal Strength Indication (RSSI) values measured at each AP are the variables used in regression algorithms that predict the x and y position. In this work, 24 regression algorithms have been evaluated, of which the lowest errors obtained are 70.322 [cm] and 30.1508 [cm], for the x and y axes, respectively.
Published in: 2022 International Conference on Applied Electronics (AE)
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ Learning-based Energy Consumption PredictionVictor Asanza
✅ Published in: https://doi.org/10.1016/j.procs.2022.07.035
As more people send information to the cloud-fog infrastructure, this brings many problems to the management of computer energy consumption. Therefore, energy consumption management of servers, fog devices and cloud computing platform should be investigated to comply with the Green IT requirement. In this paper, we propose an energy consumption prediction model consisting of several components such as hardware design, data pre-processing, characteristics extraction and selection. Our main goal is to develop a non-invasive meter based on a network of sensors that includes a microcontroller, the MQTT communication protocol and the energy measurement module. This meter measures voltage, current, power, frequency, energy and power factor while a dashboard is used to present the energy measurements in real-time. In particular, we perform measurements using a workstation that has similar characteristics to the servers of a Datacenter locate at the Information Technology Center in ESPOL,
which currently provide this type of services in Ecuador. For convenience, we evaluated different linear regression models to select the best one and to predict future energy consumption based on the several measurements from the workstation during several hours which enables the consumer to optimize and to reduce the maintenance costs of the IT equipment. The supervised machine learning algorithms presented in this work allow us to predict the energy consumption by hours and by days.
⭐ The matlab code used for data processing are available in: https://github.com/vasanza/Matlab_Code/tree/EnergyConsumptionPredictionDatacenter
⭐ The dataset used for data processing are available in:https://ieee-dataport.org/open-access/data-server-energy-consumption-dataset
✅ Read more related topics:
https://vasanza.blogspot.com/
This project analyses the optimal parameters for the shrimp farming, trying to help the aquaculture of Ecuador, using a cyberphysical system, which includes temperature, salinity, dissolved oxygen, and pH sensors to monitor the water conditions and an embedded system to control it using an XBee andATMega328p microcontrollers to remotely activate and deactivate aerators to maintain the quality of each pool in neat conditions.
⭐⭐⭐⭐⭐Classification of Subjects with Parkinson's Disease using Finger Tapping...Victor Asanza
La enfermedad de Parkinson es el segundo trastorno neurodegenerativo más común y afecta a más de 7 millones de personas en todo el mundo. En este trabajo, clasificamos a los sujetos con la enfermedad de Parkinson utilizando datos de la pulsación de los dedos en un teclado. Utilizamos una base de datos gratuita de Physionet con más de 9 millones de registros, preprocesada para eliminar los datos atípicos. En la etapa de extracción de características, obtuvimos 48 características. Utilizamos Google Colaboratory para entrenar, validar y probar nueve algoritmos de aprendizaje supervisado que detectan la enfermedad. Como resultado, conseguimos un grado de precisión superior al 98 %.
Examen 1er parcial que incluye temas de los capítulos:
Capítulo 1, historia de los sistemas IoT y sistemas ciberfísicos.
Capítulo 2, tipos de arquitecturas incluyendo las multiprocessor y multicore.
Capítulo 3, donde se estudia las memorias FLASH, RAM, EEPROM.
Capítulo 4, registros de configuraciones del ADC, PWM, comunicacion serial, I2C y SPI.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ CHARLA #PUCESE Arduino Week: Hardware de Código Abierto TSC-LAB Victor Asanza
✅ #PUCESE, organizó el webinar: "ARDUINO WEEK 2022 PUCESE"
✅ Arduino Week PUCE Esmeraldas- Charla con Expertos
➡️ This is an initiative developed by FIEC-ESPOL professors. Temperature and Speed Control Lab (TSC-LAB) is an open-source hardware development.
➡️ Topics
1- Introducción
2- Hardware de Código Abierto
3- Temperature and Speed Control Lab (TSC-LAB)
4- Códigos de ejemplo
5- Datasets
6- Publicaciones científicas
7- Proyectos
8- Cursos
⭐ Para más contenido visita nuestro blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ #BCI System using a Novel Processing Technique Based on Electrodes Sele...Victor Asanza
This work proposes an end-to-end model architecture, from feature extraction to classification using an Artificial Neural Network. The feature extraction process starts from an initial set of signals acquired by electrodes of a Brain-Computer Interface (BCI). The proposed architecture includes the design and implementation of a functional six Degree-of-Freedom (DOF) prosthetic hand. A Field Programmable Gate Array (FPGA) translates electroencephalography (EEG) signals into movements in the prosthesis. We also propose a new technique for selecting and grouping electrodes, which is related to the motor intentions of the subject. We analyzed and predicted two imaginary motor-intention tasks: opening and closing both fists and flexing and extending both feet. The model implemented with the proposed architecture showed an accuracy of 93.7% and a classification time of 8.8y«s for the FPGA. These results present the feasibility to carry out BCI using machine learning techniques implemented in a FPGA card.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ SOLUCIÓN EVALUACIÓN FUNDAMENTOS DE ELECTRICIDAD Y SISTEMAS DIGITALES, 2...Victor Asanza
Problema 1A: (10%) Dado la siguiente expresión booleana que define el comportamiento de la señal de salida F sin minimizar, reducir dicha expresión usando mapas de Karnaugh (A, B, C, D) agrupando unos. Luego, seleccionar cuál de las siguientes opciones es la correcta.
Problema 2: (10%) Dado la siguiente expresión booleana que define el comportamiento de la señal de salida F sin minimizar, reducir dicha expresión usando mapas de Karnaugh (A, B, C, D) agrupando unos. Luego, seleccionar cuál de las siguientes opciones es la correcta.
Problema 3: (25%) Se desea diseñar un Sistemas Digital que capaz de controlar dos actuadores tipo bomba (A y B) en función del nivel de agua presente en un tanque. Este nivel de agua se monitorea con dos sensores (S0 y S1). El Sistemas Digital se muestra en la siguiente gráfica.
Problema 5: (15%): Dado el siguiente circuito digital, primero obtener la expresión resultante y luego seleccionar el mapa que corresponde al funcionamiento de dicha expresión.
Problema 6: (15%): Dado el siguiente circuito, encontrar la expresión booleana que define el comportamiento de la señal de salida F sin minimizar, luego reducir la expresión booleana usando mapas de Karnaugh (A, B, C, D) agrupando unos.
Problema 7: (20%). En la siguiente gráfica se puede observar el registro de un electrodo de Electromiografía (EMG) durante la ejecución de una tarea motora en extremidad superior. La señal EMG tiene una amplitud en el orden de los microvoltio - milivoltios y es susceptible a ruido debido a la adherencia del electrodo utilizado, frecuencia cardiaca, red eléctrica, tejido adiposo, etc. Como se muestra en la Fig. 1 el análisis post adquisición en el dominio de la frecuencia de la señal EMG indica que existe ruido de baja frecuencia menores a 5Hz debido a ruidos relacionados a movimientos relativos y en 50 Hz debido a la red eléctrica. Las señales EMG tienen información en el rango de 7 a 20Hz, por lo cual se sugiere diseñar un filtro RC paso banda que permita eliminar el ruido de la señal EMG.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
Problema #1 (50%) Dado el siguiente diagrama de un microprocesador genérico de 32 bits por instrucción de hasta 1023 instrucciones visto completamente en clase, que utiliza datos almacenados en memoria RAM (Register Files), como se muestra a continuación.
Problema #2: (10%) ¿Cuáles de las siguientes afirmaciones referentes a las memorias de Instrucciones de un microprocesador son ciertas?
Problema #3: (10%) ¿Cuáles de las siguientes afirmaciones referentes a las memorias EEPROM son ciertas?
Problema #4: (10%) ¿Cuáles de las siguientes afirmaciones referentes a las memorias de datos (Register File) son ciertas?
Problema #5: (20%) Shen et Al., escribió el paper titulado “An FPGA-based Distributed Computing System with Power and Thermal Management Capabilities” en donde desarrolla una plataforma computacional distribuida compuesta de múltiples FPGAs conectadas via Ethernet y cada FPGA está configurada como un sistema multi-core. Los núcleos en el mismo FPGA se comunican a través de la memoria compartida, mientras que diferentes FPGA se comunican a través de enlaces Ethernet, como se muestra en la siguiente gráfica.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ Performance Comparison of Database Server based on #SoC #FPGA and #ARM ...Victor Asanza
New emerging storage technologies have a great application for IoT systems. Running database servers on development boards, such as Raspberry or FPGA, has a great impact on effective performance when using large amounts of data while serving requests from many clients at the same time. In this paper, we designed and implemented an embedded system to monitor the access of a database using MySql database server installed on Linux in a standard FPGA DE10 with HPS resources. The database is designed to keep the information of an IoT system in charge of monitoring and controlling the temperature inside greenhouses. For comparison purposes, we carried out a performance analysis of the database service running on the FPGA and in a Raspberry Pi 4 B to determine the efficiency of the database server in both development cards. The performance metrics analyzed were response time, memory and CPU usage taking into account scenarios with one or more requests from clients simultaneously.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
La siguiente partición funcional que incluye una Maquina Secuencial Sincrónica (MSS) y tres registros de sostenimiento, debe realizar el ingreso de datos a cada uno de los registros y luego permitirá encontrar el valor máximo y mínimo ingresado. Además, cada uno de los registros indicados es de 8 bits para mostrar los valores encontrados de máximo (Qmax) y mínimo (Qmin) serán de 8 bits cada uno. El sistema digital funciona con una MSS modelo Moore de la siguiente forma:
1. La MSS luego de ser reiniciado empieza en el estado inicial.
2. El Sistema Digital en el estado inicial, esperará que el usuario presione y suelte la tecla Start dos veces, luego de lo cual esperará el ingreso de datos.
3. El ingreso de datos se lo hará presentando un byte en la entrada Datos, presionando y soltando la tecla Load (el usuario deberá realizar este paso tres veces, uno por cada registro).
4. Luego de ingresar los 3 datos, el usuario deberá presionar y soltar la tecla Find. Esta señal es la que le indica a la MSS del Sistema Digital, que es momento de realizar la búsqueda del valor máximo y mínimo.
5. Una vez finalizado el proceso de búsqueda de los valores máximo y mínimo, se activará la salida Done. El valor máximo se guardará en el RegistroMax y se presentará en su salida Qmax, por otro lado, el valor mínimo se guardará en el RegistroMin y se presentará en su salida Qmin.
6. La señal Done, las salidas Qmax y Qmin se presentarán hasta que el usuario presione y suelte la tecla Start una vez, luego de lo cual la MSS regresará al estado inicial.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ Charla FIEC: #SSVEP_EEG Signal Classification based on #Emotiv EPOC #BC...Victor Asanza
Este trabajo presenta el diseño experimental para el registro de señales de electroencefalografía (EEG) en 20 sujetos sometidos a potenciales evocados visualmente en estado estable (SSVEP). Además, la implementación de un sistema de clasificación basado en las señales SSVEP-EEG de la región occipital del cerebro obtenidas con el dispositivo Emotiv EPOC.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ #FPGA Based Meteorological Monitoring StationVictor Asanza
In this paper, we propose to implement a meteorological monitoring station using embedded systems. This model is possible thanks to different sensors that enable us to measure several environmental parameters, such as i) relative humidity, ii) average ambient temperature, iii) soil humidity, iv) rain occurrence, and v) light intensity. The proposed system is based on a field-programmable gate array device (FPGA). The proposed design aims at ensuring highresolution data acquisition and at predicting samples with precision and accuracy in real-time. To present the collected data, we develop also a web application with a simple and friendly user interface.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ SSVEP-EEG Signal Classification based on Emotiv EPOC BCI and Raspberry PiVictor Asanza
This work presents the experimental design for recording Electroencephalography (EEG) signals in 20 test subjects submitted to Steady-state visually evoked potential (SSVEP). The stimuli were performed with frequencies of 7, 9, 11 and 13 Hz. Furthermore, the implementation of a classification system based on SSVEP-EEG signals from the occipital region of the brain obtained with the Emotiv EPOC device is presented. These data were used to train algorithms based on artificial intelligence in a Raspberry Pi 4 Model B. Finally, this work demonstrates the possibility of classifying with times of up to 1.8 ms in embedded systems with low computational capacity.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
⭐⭐⭐⭐⭐ SOLUCIÓN LECCIÓN FUNDAMENTOS DE ELECTRICIDAD Y SISTEMAS DIGITALES, 2do ...Victor Asanza
Problema #1,2,3: (10%) El siguiente circuito es de un filtro paso banda. Los datos del circuito son los siguientes, R1 = 1K[Ω] y R2 = 1K[Ω]. ¿cuáles de las siguientes afirmaciones son correctas?
Problema #4,5,6: (10%) El siguiente bloque convertidor analógico digital (ADC) de 8 bits de resolución, se tiene un voltaje de referencia de 5Vcc. ¿cuáles de las siguientes afirmaciones son correctas?
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
Problema #1 (x%). El siguiente es un Sistema Digital que tiene las señales ‘A’,’ B’, ‘C’ y ‘D’ como entradas de un bit; por otro lado, la señal ‘Y’ es una salida de un bit tal como se muestra en la siguiente imagen:
El comportamiento de la señal de salida ‘Y’ en función de las señales de entrada, es descrito con el siguiente código VHDL:
Código GitHub:
https://github.com/vasanza/MSI-VHDL/blob/2021PAO1/ExamenParcial/ExamSD1_1.vhd
Realizar los siguientes desarrollos:
a) Usando mapas de karnaught y agrupamiento de minterms (SOP), simplificar la expresión booleana hasta obtener su minima expresión (x/2 %).
b) Utilizando puertas lógicas, graficar el circuito que represente a la ecuación simplificada en el literal anterior (x/2 %).
Problema #2 (x%). El siguiente es un Sistema Digital que tiene las señales ‘A’ y ‘B’ como entradas de dos bits; por otro lado, la señal ‘Y’ es una salida de dos bits tal como se muestra en la siguiente imagen:
El comportamiento de la señal de salida ‘Y’ en función de las señales de entrada, es descrito con el siguiente código VHDL:
Código GitHub:
https://github.com/vasanza/MSI-VHDL/blob/2021PAO1/ExamenParcial/ExamSD1_2.vhd
Realizar los siguientes desarrollos:
a) Usando mapas de karnaught y agrupamiento de minterms (SOP), simplificar la expresión booleana hasta obtener su minima expresión de Y(1) = f(A(1),A(0),B(1),B(0)) y Y(0) = f(A(1),A(0),B(1),B(0)) (x/2 %).
b) Indicar con sus propias palabras el funcioamiento que realiza el sistemas digital propuesto (x/2 %).
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
Propuesta 1: BÚSQUEDA DE DATOS
Propuesta 2-3: ORDENAMIENTO DE DATOS
Propuesta 4: Microprocessor Architecture.
⭐ For more information visit our blog:
https://vasanza.blogspot.com/
Acetabularia Information For Class 9 .docxvaibhavrinwa19
Acetabularia acetabulum is a single-celled green alga that in its vegetative state is morphologically differentiated into a basal rhizoid and an axially elongated stalk, which bears whorls of branching hairs. The single diploid nucleus resides in the rhizoid.
Embracing GenAI - A Strategic ImperativePeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
Model Attribute Check Company Auto PropertyCeline George
In Odoo, the multi-company feature allows you to manage multiple companies within a single Odoo database instance. Each company can have its own configurations while still sharing common resources such as products, customers, and suppliers.
Palestine last event orientationfvgnh .pptxRaedMohamed3
An EFL lesson about the current events in Palestine. It is intended to be for intermediate students who wish to increase their listening skills through a short lesson in power point.
How to Make a Field invisible in Odoo 17Celine George
It is possible to hide or invisible some fields in odoo. Commonly using “invisible” attribute in the field definition to invisible the fields. This slide will show how to make a field invisible in odoo 17.
2024.06.01 Introducing a competency framework for languag learning materials ...Sandy Millin
http://sandymillin.wordpress.com/iateflwebinar2024
Published classroom materials form the basis of syllabuses, drive teacher professional development, and have a potentially huge influence on learners, teachers and education systems. All teachers also create their own materials, whether a few sentences on a blackboard, a highly-structured fully-realised online course, or anything in between. Despite this, the knowledge and skills needed to create effective language learning materials are rarely part of teacher training, and are mostly learnt by trial and error.
Knowledge and skills frameworks, generally called competency frameworks, for ELT teachers, trainers and managers have existed for a few years now. However, until I created one for my MA dissertation, there wasn’t one drawing together what we need to know and do to be able to effectively produce language learning materials.
This webinar will introduce you to my framework, highlighting the key competencies I identified from my research. It will also show how anybody involved in language teaching (any language, not just English!), teacher training, managing schools or developing language learning materials can benefit from using the framework.
A Strategic Approach: GenAI in EducationPeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
Francesca Gottschalk - How can education support child empowerment.pptxEduSkills OECD
Francesca Gottschalk from the OECD’s Centre for Educational Research and Innovation presents at the Ask an Expert Webinar: How can education support child empowerment?
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdfTechSoup
In this webinar you will learn how your organization can access TechSoup's wide variety of product discount and donation programs. From hardware to software, we'll give you a tour of the tools available to help your nonprofit with productivity, collaboration, financial management, donor tracking, security, and more.
2. Topics
• Introduction
• AVR Architecture
• Acquisition
• Identification
• Control Design
• ARM Architecture
• GPIO Control
• Automation Solutions
• Industrial Shields
• FPGA Architecture vs Hardware Design
• Behavioral Signal Processing with Machine Learning Based on FPGA
• More FPGA projects
• On going jobs
• Future Work
Industrial Automation and Internet of Things
Based on Open-Source Hardware
24. FPGA Architecture
Hardware Design (Hard-processor ARM)
For more information about Hardware Design, check the link:
ELECTRONIC PROTOTYPES DESIGN
https://vasanza.blogspot.com/p/shared-material.html
25. FPGA Architecture
Hardware Design (Hard-processor ARM)
For more information about Hardware Design, check the link:
ELECTRONIC PROTOTYPES DESIGN
https://vasanza.blogspot.com/p/shared-material.html
26. FPGA Architecture
Hardware Design (Hard-processor ARM)
For more information about Hardware Design, check the link:
ELECTRONIC PROTOTYPES DESIGN
https://vasanza.blogspot.com/p/shared-material.html
27. Field Programmable Gate Arrays (FPGAs)
FPGA Architecture
Configurable Design (MSI)
For more information about Hardware Design, check the link:
ELECTRONIC PROTOTYPES DESIGN
https://vasanza.blogspot.com/p/shared-material.html
28. FPGA Architecture
Configurable Design (Soft-processor NIOS II)
Field Programmable Gate Arrays (FPGAs)
For more information about FPGA, check the link:
DIGITAL SYSTEMS 1, DIGITAL SYSTEMS 2, DIGITAL SYSTEMS DESIGN and VHDL
https://vasanza.blogspot.com/p/shared-material.html
29. FPGA Architecture
Hard-processor vs Software-processor
Arreglos de puertas lógicas programable
Field Programmable Gate Arrays (FPGAs)
For more information about FPGA, check the link:
DIGITAL SYSTEMS 1, DIGITAL SYSTEMS 2, DIGITAL SYSTEMS DESIGN and VHDL
https://vasanza.blogspot.com/p/shared-material.html
30. DE10NANO - Terasic
Arquitectura H/S Processor - Cyclone V
NIOS II
processor
FPGA Architecture
Field Programmable Gate Arrays (FPGAs)
For more information about FPGA, check the link:
DIGITAL SYSTEMS 1, DIGITAL SYSTEMS 2, DIGITAL SYSTEMS DESIGN and VHDL
https://vasanza.blogspot.com/p/shared-material.html
31. FPGA Architecture
Ejemplo: Runtime CPU ARM Architecture
515 ms
Field Programmable Gate Arrays (FPGAs)
For more information about FPGA, check the link:
DIGITAL SYSTEMS 1, DIGITAL SYSTEMS 2, DIGITAL SYSTEMS DESIGN and VHDL
https://vasanza.blogspot.com/p/shared-material.html
32. FPGA Architecture
Ejemplo: Runtime NIOSIIx2 Multiprocessor System
* Es 2,076 veces más rápido
248 ms
Field Programmable Gate Arrays (FPGAs)
For more information about FPGA, check the link:
DIGITAL SYSTEMS 1, DIGITAL SYSTEMS 2, DIGITAL SYSTEMS DESIGN and VHDL
https://vasanza.blogspot.com/p/shared-material.html
33. Behavioral Signal Processing with Machine Learning Based on FPGA
FPGA Architecture
Asanza V., Sanchez G., Cajo R., Peláez E. (2021) Behavioral Signal Processing with Machine Learning Based on
FPGA. In: Botto-Tobar M., Zamora W., Larrea Plúa J., Bazurto Roldan J., Santamaría Philco A. (eds) Systems
and Information Sciences. ICCIS 2020. Advances in Intelligent Systems and Computing, vol 1273. Springer,
Cham. https://doi.org/10.1007/978-3-030-59194-6_17
34. Behavioral Signal Processing with Machine Learning Based on FPGA
Overview of our proposed architecture
Results obtained while testing different ser of neurons in
Hidden Layer
Resources used by FPGA
FPGA Architecture
Asanza V., Sanchez G., Cajo R., Peláez E. (2021) Behavioral Signal Processing with Machine Learning Based on
FPGA. In: Botto-Tobar M., Zamora W., Larrea Plúa J., Bazurto Roldan J., Santamaría Philco A. (eds) Systems
and Information Sciences. ICCIS 2020. Advances in Intelligent Systems and Computing, vol 1273. Springer,
Cham. https://doi.org/10.1007/978-3-030-59194-6_17
35. V. A. Armijos, N. S. Chan, R. Saquicela and L. M. Lopez, "Monitoring of system memory usage embedded in FPGA," 2020
International Conference on Applied Electronics (AE), Pilsen, Czech Republic, 2020, pp. 1-4, doi:
10.23919/AE49394.2020.9232863.
Monitoring of system memory usage embedded in FPGA
Comparison in Usage of memory vs. Time Comparison of memory usage
Representation of communication between FPGA and HPS
More FPGA projects
36. C. Cedeño Z., J. Cordova-Garcia, V. Asanza A., R. Ponguillo and L. Muñoz M., "k-NN-Based EMG Recognition for Gestures
Communication with Limited Hardware Resources," 2019 IEEE SmartWorld, Ubiquitous Intelligence & Computing, Advanced &
Trusted Computing, Scalable Computing & Communications, Cloud & Big Data Computing, Internet of People and Smart City
Innovation (SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI), Leicester, United Kingdom, 2019, pp. 812-817.
k-NN-Based EMG Recognition for Gestures Communication with Limited Hardware Resources
More FPGA projects
37. Innovate FPGA 2019: Artificial Intelligence at the Edge!
http://www.innovatefpga.com/cgi-bin/innovate/teams.pl?Id=AS027
Artificial Neural Network based EMG recognition for gesture communication
More FPGA projects
38. Innovate FPGA 2019: Artificial Intelligence at the Edge!
http://www.innovatefpga.com/cgi-bin/innovate/teams.pl?Id=AS027
Artificial Neural Network based EMG recognition for gesture communication
More FPGA projects
39. EMG Signal Processing with Clustering Algorithms for motor gesture Tasks
Asanza, V., Peláez, E., Loayza, F., Mesa, I., Díaz, J., & Valarezo, E. (2018, October). EMG Signal Processing with
Clustering Algorithms for motor gesture Tasks. In 2018 IEEE Third Ecuador Technical Chapters Meeting (ETCM) (pp. 1-
6). IEEE
https://www.myo.com/
More FPGA projects
43. Energy Meter (Pzem-004t)
Características:
1. Rango de voltaje: 80-260V AC
2. Rango de lecturas: 0-9999.99kwh
3. Resolución de voltaje: 0.1V
4. Rango de corriente: 0-100A
5. Resolución de corriente: 0.001A
6. Rango de potencia: 0-23kw
7. Resolución de potencia: 0.1W
8. Frecuencia: 45-65Hz
9. Dimesiones: 9*6.05*2.3cm
10. Certificaciones: CE, FCC BV
11. Comunicación: TTL
Future Work
51. Future Work
Bansal, S., & Kumar, D. (2020). IoT Ecosystem: A Survey on Devices, Gateways, Operating Systems,
Middleware and Communication. International Journal of Wireless Information Networks, 1-25.
52. Víctor Asanza
Mail: vasanza@espol.edu.ec
Facultad de Ingeniería en Electricidad y Computación, FIEC
Escuela Superior Politécnica del Litoral, ESPOL
Campus Gustavo Galindo Km 30.5 Vía Perimetral, P.O. Box 09-01-5863
090150 Guayaquil, Ecuador
For more information