SlideShare a Scribd company logo
BRYAN GUNER
PROFESSIONAL
PORTFOLIO
TABLE OF
CONTENTS
Contact Information
Software Skills
Project Experience &
Code Samples
GitHub:
https://github.com/bgoonz
Contact Information:
Address: 150 Henley Place, Weehawken, NJ, 07086
LinkedIn: https://www.linkedin.com/in/bryan-guner-
046199128/
Phone (mobile): 551-254-5505
Email(s):
bryan.guner@gmail.com
TECHNICAL
SKILLS &
SOFTWARE
DYNAMIC TIME WARPING TRIGGERED GUITAR EFFECTS
PLATFORM
• System Architecture:
read in a guitar signal during the ‘learning’ phase
and isolate subsections of a performance needed
to generate the DTW learned-threshold.
 then implement an analysis based on a modified
dynamic time warping (DTW) algorithm, to compare
the DTW cost function of incoming live audio
against the cost-thresholds determined in the pre
In live performance, guitar effect pedals are a versatile yet limiting asset, requiring
presence of mind on the part of the performer. This platform offers an automatic
solution to the restrictions that guitar effect pedals present.
Senior Design Project (TCNJ)
HOW IT WORKS:
This automation was achieved
through the use of Pure Data, a GUI
for audio manipulation applications,
with embedded Python externals.
When the algorithm detects a match,
the platform runs the ‘pure’
digitalized audio signal through
custom made PD effects patches!
Dynamic Time Warping External:
•Feed in two song performances for
learning phase and obtain Least Cost
Path (LCP) for each sub signal
•Compare Incoming live signal with
sub signal of one of the recorded
performance
•When LCP value is less than or equal
to the LCP obtained from learning
https://github.com/bgoonz/dynami
PURE DATA PATCH DEMOS:
Recording (.wav) Patch: Reverb Patch Spectral Delay Patch (visible part of)Fuzz
Patch
Signal sent DI into Scarlet 2i2 to
be ported into pure data and
then back out the DAC into a
Fender Super Champ X2 FSR
15-watt 1x10" Tube Combo
Amp using the settings below
and was captured by my I
phone's mic.
PRESS PLAY
PLATFORM DEMO (WAIT UNTIL 0:18 FOR AUDIO)
WEB-DEV-RESOURCE-
HUB
https://github.com/bgoonz/Static-Study-
Site.git
BEST PRACTICE & TOOLS & ANIMATED VSCODE EXTENSION
GUIDE
https://github.com/bgoonz/Javascript-Best-Practices_-
-Tools.git
https://github.com/bgoonz/useful-
snippets-js.git
GUITAR DELAY PEDAL PROJECT
BRYAN GUNER
DESIGN ELEMENTS
● Analog to Digital Converter (taking analog guitar input, converting to
digital to read and utilize)
● Rectifier & Pre-Amplifier (to accommodate the input constraints of the
micro controller)
● Digital to Analog Converter (taking digital signal, converting to analog
for output)
● Finite Impulse Response Digital Filter
● 2 Push Buttons
OBJECTIVE
● Design a guitar pedal to take a guitar signal as an input, and output
the delayed and echoed sound numerous times
● The pedal must implement a preamplifier in order to manage the
negative voltage input
● The pedal must poll for updated input data in order to produce a
continuous output
● The pedal must use an ADC in order to read and utilize the input
CURRENT MODEL
Dual Op-Amp (MC1458)
Physical Implementation of Circuit Design
BLOCK DIAGRAM
Guitar
Code
A/D
Pre
Amp D/A
x
x
Amplifier
PSOC
SCHEMATIC
TIMING DIAGRAM
CURRENT
MODEL
CODE
MATLAB SIMULATION
● MATLAB was used to debug and simulate
the guitar delay pedal
● Utilized FIFO (first in first out), delay and
echo
PURE DATA
LOOPER
Features:
• tap tempo
• Limiter on both the
input and the
output to prevent
intermodulation
distortion produced
by superimposed
layers.
• “Reverse” function
for fun!
BASIC OPERATION
• The loop is stored in a table in Pd,
which is played repeatedly.
• While this table is being played, the
output and the current input is also
written to it.
• If there is no input the loop copied
on itself.
DESIGN
CONSIDERATIONS
• Pure Data processes the audio in blocks of
samples (64 samples by default).
• Any audio event occurring during a block
will only be taken into account at the
beginning of the next block.
• The table’s length must thus be a multiple
of the block size (64 in my patch), so that
the end of the last block of the loop
corresponds exactly to the beginning of
the first block.
• If the table’s length is not a multiple of
the block size, audible pops and clicks will
appear while looping, and gradually turn
into a very annoying noise.
PURE DATA
SAMPLER
purpose of this design assignment was to implement and simulate both state space and transfer function descriptions of a set of
linearized differential equations that model
Modeling and Discrete-Logic Control
of a Quadruple-Tank System
Bryan Guner1 and Sean Fernandez1; Advisor: Dr. Ambrose Adegbege1
1Department of Electrical and Computer Engineering, The College of New Jersey, Ewing, NJ
The aforementioned quadruple tank system consists of four
water tanks and two pumps that form a two-input two-output system. The
intention is to control the level of the water in the bottom two tanks while the
pumps delivers water to the top two tanks that trickle down into the bottom
two via two outlets situated at the bottom of the top two tanks. The inputs are
the control voltages sent to the pumps and the outputs are the sensor voltages
corresponding to the water levels in the lower tanks. A mathematical model is
developed using a combination of the mass balance equation, Bernoulli’s
equation and the derived flow coefficient taking into account the
proportionality splitting in the pump system.
The system is first modeled by a set of nonlinear differential
equations which are then linearized about an operating point that is comprised
of a water level height argument and the voltage to the pumps.
Design/Methods
Conclusion
.
Results
The goal of this design assignment was to develop and
simulate a mathematical model of a quadruple-tanks system and
subsequently implement discrete-logic control using the LabVIEW
software package. The purpose was to exercise our knowledge of the
differential equations that represent such a system, and to convert
them into linearized state-space and transfer function descriptions that
could be more easily used to simulate said system in LabVIEW.
Nonlinear Model sub-VI:
LabVIEW Implementation:
Linearized State-Space Model sub-
VI:
Linearized Transfer Function Model
sub-VI:
Schematic of 4 Tank
System:
Linear Equations:
Nonlinear
Equations:
State-Space Configuration: Transfer Function Configuration:
Quadruple Tank-System Block Diagram:
Output Water Levels Front Panel:
• Purpose was to implement and simulate both state
space and transfer function to model behavior of
system
• Valuable learning experience in linearization of
discrete control of systems
• Overall, students successfully modeled a quadruple-
tank system utilizing LabVIEW
• Learned about the use of subVI’s to reduce
complexity and size of code
• Close approximation to working experience of a
control systems engineer
Introduction
Abstract
XOR GATE USING CMOS
LOGIC
XOR GATE BACKGROUND
• Either A or B high will
output high
• Both A and B high will
output low
• Both A and B low will
output low
PSPICE
CMOS
CIRCUIT
DESIGN
SIMULATION RESULTS (ACTIVE PULL UP -
RISING EDGE)
-- Delay to 50% about
40ns
SIMULATION RESULTS (ACTIVE PULL UP -
FALLING EDGE)
-Delay until level out
approximately .04us
= 40ns
PSPICE RTL CIRCUIT DESIGN
SIMULATION RESULTS (RESISTIVE PULL UP
RISING EDGE 1K)
SIMULATION RESULTS (RESISTIVE PULL UP
FALLING EDGE 1K)
SIMULATION RESULTS (RESISTIVE PULL UP
RISING EDGE 100K)
SIMULATION RESULTS (RESISTIVE PULL UP
FALLING EDGE 100K)
EXPERIMENTAL RESULTS (FALLING EDGE)
- Propagation delay between 50%-Input to 50%-Output
approximately 50ns
EXPERIMENTAL RESULTS (RISING EDGE)
- Propagation delay between 50%-Input to 50%-Output
approximately 50ns
SIMULATION RESULTS (RESISTIVE PULL UP
RISING EDGE 1K)
SIMULATION RESULTS (RESISTIVE PULL UP
FALLING EDGE 1K)
SIMULATION RESULTS (RESISTIVE PULL UP
RISING EDGE 100K)
SIMULATION RESULTS (RESISTIVE PULL UP
FALLING EDGE 100K)
ONE HANDED KEYBOARD
ENG 142 FUNDAMENTALS OF ENGINEERING TERM PROJECT ( AWARDED
INNOVATIVE DESIGN)
Ergonomic placement of characters decided by result of character
frequency counter (written in Java) as a substitute for the
conventional qwerty layout.
SIGNAL DENOISING
USING WAVELET
TRANSFORMATION
BRYAN GUNER
IMAGE DENOISING
CONCEPT
● Compared to other denoising techniques, wavelet and wavelet packet
denoising allows the user to retain features in the data
● Data can be compressed by by setting seemingly unimportant
wavelet/wavelet packets coefficients to zero and reconstructing data
● Interval-dependent thresholds can be applied to denoise data with
non-constant variance since signal noise is not always uniform in
time
METHODS
● Localize features in your data to different scales
● You can preserve important signal or image features while removing noise
● The wavelet transform leads to a sparse representation for many real-world
signals and images
● The wavelet transform concentrates signal and image features in a few
large-magnitude wavelet coefficients
● Wavelet coefficients which are small in value are typically noise and you can
"shrink" those coefficients or remove them without affecting the signal or
image quality. After you threshold the coefficients, you reconstruct the data
using the inverse wavelet transform
MATLAB IMPLEMENTATION
NOISY SIGNAL SHOWS ORIGINAL SIGNAL WITH ADDED WHITE NOISE
MATLAB WAVELET DENOISING METHOD 1
• Symlet Wavelet Family
(Symmetrical)
• Universal Threshold
COEFFICIENT
GRAPH
• Original coefficients
shown in blue
• Denoised
coefficients shown
in orange
• Samples(X) Vs.
Level(Y)
MATLAB
WAVELET
DENOISING
METHOD 2
• Symlet Wavelet Family
(Symmetrical)
• SURE Method
COEFFICIENT
GRAPH
• Original coefficients
shown in blue
• Denoised
coefficients shown
in orange
• Samples(X) Vs.
Level(Y)
MATLAB
WAVELET
DENOISING
METHOD 3
• Symlet Wavelet Family
(Symmetrical)
• Minimax Method
COEFFICIENT
GRAPH
• Original coefficients
shown in blue
• Denoised
coefficients shown
in orange
• Samples(X) Vs.
Level(Y)

More Related Content

Similar to Bryan guner professional portfolio

hetshah_resume
hetshah_resumehetshah_resume
hetshah_resume
het shah
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016
srkkakarla
 
Short.course.introduction.to.vhdl
Short.course.introduction.to.vhdlShort.course.introduction.to.vhdl
Short.course.introduction.to.vhdl
Ravi Sony
 
report.pdf
report.pdfreport.pdf
report.pdf
KarnaPatel17
 
PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...
PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...
PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...
Hari M
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Ananthprofilepln
AnanthprofileplnAnanthprofilepln
Ananthprofilepln
ananthch
 
Nikita Resume
Nikita ResumeNikita Resume
Nikita Resume
nikitasanjose
 
Resume mixed signal
Resume mixed signalResume mixed signal
Resume mixed signal
tarora1
 
Resume mixed signal
Resume mixed signalResume mixed signal
Resume mixed signal
tarora1
 
Low complexity turbo decoder with modified acs
Low complexity turbo decoder with modified acsLow complexity turbo decoder with modified acs
Low complexity turbo decoder with modified acs
IAEME Publication
 
Efficient reconfigurable architecture of baseband demodulator in sdr
Efficient reconfigurable architecture of baseband demodulator in sdrEfficient reconfigurable architecture of baseband demodulator in sdr
Efficient reconfigurable architecture of baseband demodulator in sdr
eSAT Journals
 
Development of Digital Controller for DC-DC Buck Converter
Development of Digital Controller for DC-DC Buck ConverterDevelopment of Digital Controller for DC-DC Buck Converter
Development of Digital Controller for DC-DC Buck Converter
IJPEDS-IAES
 
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shiftersA Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
svrohith 9
 
Onnc intro
Onnc introOnnc intro
Onnc intro
Luba Tang
 
SDI to IP 2110 Transition Part 2
SDI to IP 2110 Transition Part 2SDI to IP 2110 Transition Part 2
SDI to IP 2110 Transition Part 2
Dr. Mohieddin Moradi
 
My profile
My profileMy profile
My profile
dhruv_63
 
We were pioneers: early applications of dwn simulations_2
We were pioneers: early applications of dwn simulations_2We were pioneers: early applications of dwn simulations_2
We were pioneers: early applications of dwn simulations_2
Piero Belforte
 
Graph processing
Graph processingGraph processing
Graph processing
yeahjs
 
iaetsd Software defined am transmitter using vhdl
iaetsd Software defined am transmitter using vhdliaetsd Software defined am transmitter using vhdl
iaetsd Software defined am transmitter using vhdl
Iaetsd Iaetsd
 

Similar to Bryan guner professional portfolio (20)

hetshah_resume
hetshah_resumehetshah_resume
hetshah_resume
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016
 
Short.course.introduction.to.vhdl
Short.course.introduction.to.vhdlShort.course.introduction.to.vhdl
Short.course.introduction.to.vhdl
 
report.pdf
report.pdfreport.pdf
report.pdf
 
PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...
PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...
PARTIAL PRODUCT ARRAY HEIGHT REDUCTION USING RADIX-16 FOR 64-BIT BOOTH MULTI...
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
 
Ananthprofilepln
AnanthprofileplnAnanthprofilepln
Ananthprofilepln
 
Nikita Resume
Nikita ResumeNikita Resume
Nikita Resume
 
Resume mixed signal
Resume mixed signalResume mixed signal
Resume mixed signal
 
Resume mixed signal
Resume mixed signalResume mixed signal
Resume mixed signal
 
Low complexity turbo decoder with modified acs
Low complexity turbo decoder with modified acsLow complexity turbo decoder with modified acs
Low complexity turbo decoder with modified acs
 
Efficient reconfigurable architecture of baseband demodulator in sdr
Efficient reconfigurable architecture of baseband demodulator in sdrEfficient reconfigurable architecture of baseband demodulator in sdr
Efficient reconfigurable architecture of baseband demodulator in sdr
 
Development of Digital Controller for DC-DC Buck Converter
Development of Digital Controller for DC-DC Buck ConverterDevelopment of Digital Controller for DC-DC Buck Converter
Development of Digital Controller for DC-DC Buck Converter
 
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shiftersA Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
 
Onnc intro
Onnc introOnnc intro
Onnc intro
 
SDI to IP 2110 Transition Part 2
SDI to IP 2110 Transition Part 2SDI to IP 2110 Transition Part 2
SDI to IP 2110 Transition Part 2
 
My profile
My profileMy profile
My profile
 
We were pioneers: early applications of dwn simulations_2
We were pioneers: early applications of dwn simulations_2We were pioneers: early applications of dwn simulations_2
We were pioneers: early applications of dwn simulations_2
 
Graph processing
Graph processingGraph processing
Graph processing
 
iaetsd Software defined am transmitter using vhdl
iaetsd Software defined am transmitter using vhdliaetsd Software defined am transmitter using vhdl
iaetsd Software defined am transmitter using vhdl
 

Recently uploaded

Tape Measure Training & Practice Assessments.pdf
Tape Measure Training & Practice Assessments.pdfTape Measure Training & Practice Assessments.pdf
Tape Measure Training & Practice Assessments.pdf
KateRobinson68
 
Gabrielle M. A. Sinaga Portfolio, Film Student (2024)
Gabrielle M. A. Sinaga Portfolio, Film Student (2024)Gabrielle M. A. Sinaga Portfolio, Film Student (2024)
Gabrielle M. A. Sinaga Portfolio, Film Student (2024)
GabrielleSinaga
 
Connect to Grow: The power of building networks
Connect to Grow: The power of building networksConnect to Grow: The power of building networks
Connect to Grow: The power of building networks
Eirini SYKA-LERIOTI
 
Learnings from Successful Jobs Searchers
Learnings from Successful Jobs SearchersLearnings from Successful Jobs Searchers
Learnings from Successful Jobs Searchers
Bruce Bennett
 
Switching Careers Slides - JoyceMSullivan SocMediaFin - 2024Jun11.pdf
Switching Careers Slides - JoyceMSullivan SocMediaFin -  2024Jun11.pdfSwitching Careers Slides - JoyceMSullivan SocMediaFin -  2024Jun11.pdf
Switching Careers Slides - JoyceMSullivan SocMediaFin - 2024Jun11.pdf
SocMediaFin - Joyce Sullivan
 
0624.speakingengagementsandteaching-01.pdf
0624.speakingengagementsandteaching-01.pdf0624.speakingengagementsandteaching-01.pdf
0624.speakingengagementsandteaching-01.pdf
Thomas GIRARD BDes
 
一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理
一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理
一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理
taqyea
 
A Guide to a Winning Interview June 2024
A Guide to a Winning Interview June 2024A Guide to a Winning Interview June 2024
A Guide to a Winning Interview June 2024
Bruce Bennett
 
thyroid case presentation.pptx Kamala's Lakshaman palatial
thyroid case presentation.pptx Kamala's Lakshaman palatialthyroid case presentation.pptx Kamala's Lakshaman palatial
thyroid case presentation.pptx Kamala's Lakshaman palatial
Aditya Raghav
 
Leave-rules.ppt CCS leave rules 1972 for central govt employees
Leave-rules.ppt CCS leave rules 1972 for central govt employeesLeave-rules.ppt CCS leave rules 1972 for central govt employees
Leave-rules.ppt CCS leave rules 1972 for central govt employees
Sreenivas702647
 
Leadership Ambassador club Adventist module
Leadership Ambassador club Adventist moduleLeadership Ambassador club Adventist module
Leadership Ambassador club Adventist module
kakomaeric00
 
All Of My Java Codes With A Sample Output.docx
All Of My Java Codes With A Sample Output.docxAll Of My Java Codes With A Sample Output.docx
All Of My Java Codes With A Sample Output.docx
adhitya5119
 
Lbs last rank 2023 9988kr47h4744j445.pdf
Lbs last rank 2023 9988kr47h4744j445.pdfLbs last rank 2023 9988kr47h4744j445.pdf
Lbs last rank 2023 9988kr47h4744j445.pdf
ashiquepa3
 
Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...
Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...
Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...
dsnow9802
 
IT Career Hacks Navigate the Tech Jungle with a Roadmap
IT Career Hacks Navigate the Tech Jungle with a RoadmapIT Career Hacks Navigate the Tech Jungle with a Roadmap
IT Career Hacks Navigate the Tech Jungle with a Roadmap
Base Camp
 
How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?
How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?
How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?
NWEXAM
 
BUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAAN
BUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAANBUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAAN
BUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAAN
cahgading001
 
在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样
在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样
在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样
2zjra9bn
 
官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样
官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样
官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样
2zjra9bn
 

Recently uploaded (19)

Tape Measure Training & Practice Assessments.pdf
Tape Measure Training & Practice Assessments.pdfTape Measure Training & Practice Assessments.pdf
Tape Measure Training & Practice Assessments.pdf
 
Gabrielle M. A. Sinaga Portfolio, Film Student (2024)
Gabrielle M. A. Sinaga Portfolio, Film Student (2024)Gabrielle M. A. Sinaga Portfolio, Film Student (2024)
Gabrielle M. A. Sinaga Portfolio, Film Student (2024)
 
Connect to Grow: The power of building networks
Connect to Grow: The power of building networksConnect to Grow: The power of building networks
Connect to Grow: The power of building networks
 
Learnings from Successful Jobs Searchers
Learnings from Successful Jobs SearchersLearnings from Successful Jobs Searchers
Learnings from Successful Jobs Searchers
 
Switching Careers Slides - JoyceMSullivan SocMediaFin - 2024Jun11.pdf
Switching Careers Slides - JoyceMSullivan SocMediaFin -  2024Jun11.pdfSwitching Careers Slides - JoyceMSullivan SocMediaFin -  2024Jun11.pdf
Switching Careers Slides - JoyceMSullivan SocMediaFin - 2024Jun11.pdf
 
0624.speakingengagementsandteaching-01.pdf
0624.speakingengagementsandteaching-01.pdf0624.speakingengagementsandteaching-01.pdf
0624.speakingengagementsandteaching-01.pdf
 
一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理
一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理
一比一原版布拉德福德大学毕业证(bradford毕业证)如何办理
 
A Guide to a Winning Interview June 2024
A Guide to a Winning Interview June 2024A Guide to a Winning Interview June 2024
A Guide to a Winning Interview June 2024
 
thyroid case presentation.pptx Kamala's Lakshaman palatial
thyroid case presentation.pptx Kamala's Lakshaman palatialthyroid case presentation.pptx Kamala's Lakshaman palatial
thyroid case presentation.pptx Kamala's Lakshaman palatial
 
Leave-rules.ppt CCS leave rules 1972 for central govt employees
Leave-rules.ppt CCS leave rules 1972 for central govt employeesLeave-rules.ppt CCS leave rules 1972 for central govt employees
Leave-rules.ppt CCS leave rules 1972 for central govt employees
 
Leadership Ambassador club Adventist module
Leadership Ambassador club Adventist moduleLeadership Ambassador club Adventist module
Leadership Ambassador club Adventist module
 
All Of My Java Codes With A Sample Output.docx
All Of My Java Codes With A Sample Output.docxAll Of My Java Codes With A Sample Output.docx
All Of My Java Codes With A Sample Output.docx
 
Lbs last rank 2023 9988kr47h4744j445.pdf
Lbs last rank 2023 9988kr47h4744j445.pdfLbs last rank 2023 9988kr47h4744j445.pdf
Lbs last rank 2023 9988kr47h4744j445.pdf
 
Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...
Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...
Jill Pizzola's Tenure as Senior Talent Acquisition Partner at THOMSON REUTERS...
 
IT Career Hacks Navigate the Tech Jungle with a Roadmap
IT Career Hacks Navigate the Tech Jungle with a RoadmapIT Career Hacks Navigate the Tech Jungle with a Roadmap
IT Career Hacks Navigate the Tech Jungle with a Roadmap
 
How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?
How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?
How to Prepare for Fortinet FCP_FAC_AD-6.5 Certification?
 
BUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAAN
BUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAANBUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAAN
BUKU PENJAGAAN BUKU PENJAGAAN BUKU PENJAGAAN
 
在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样
在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样
在线制作加拿大萨省大学毕业证文凭证书实拍图原版一模一样
 
官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样
官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样
官方认证美国旧金山州立大学毕业证学位证书案例原版一模一样
 

Bryan guner professional portfolio

  • 2. TABLE OF CONTENTS Contact Information Software Skills Project Experience & Code Samples
  • 3. GitHub: https://github.com/bgoonz Contact Information: Address: 150 Henley Place, Weehawken, NJ, 07086 LinkedIn: https://www.linkedin.com/in/bryan-guner- 046199128/ Phone (mobile): 551-254-5505 Email(s): bryan.guner@gmail.com
  • 5. DYNAMIC TIME WARPING TRIGGERED GUITAR EFFECTS PLATFORM • System Architecture: read in a guitar signal during the ‘learning’ phase and isolate subsections of a performance needed to generate the DTW learned-threshold.  then implement an analysis based on a modified dynamic time warping (DTW) algorithm, to compare the DTW cost function of incoming live audio against the cost-thresholds determined in the pre In live performance, guitar effect pedals are a versatile yet limiting asset, requiring presence of mind on the part of the performer. This platform offers an automatic solution to the restrictions that guitar effect pedals present. Senior Design Project (TCNJ)
  • 6. HOW IT WORKS: This automation was achieved through the use of Pure Data, a GUI for audio manipulation applications, with embedded Python externals. When the algorithm detects a match, the platform runs the ‘pure’ digitalized audio signal through custom made PD effects patches! Dynamic Time Warping External: •Feed in two song performances for learning phase and obtain Least Cost Path (LCP) for each sub signal •Compare Incoming live signal with sub signal of one of the recorded performance •When LCP value is less than or equal to the LCP obtained from learning
  • 8. PURE DATA PATCH DEMOS: Recording (.wav) Patch: Reverb Patch Spectral Delay Patch (visible part of)Fuzz Patch Signal sent DI into Scarlet 2i2 to be ported into pure data and then back out the DAC into a Fender Super Champ X2 FSR 15-watt 1x10" Tube Combo Amp using the settings below and was captured by my I phone's mic. PRESS PLAY
  • 9. PLATFORM DEMO (WAIT UNTIL 0:18 FOR AUDIO)
  • 11.
  • 12.
  • 14. BEST PRACTICE & TOOLS & ANIMATED VSCODE EXTENSION GUIDE https://github.com/bgoonz/Javascript-Best-Practices_- -Tools.git
  • 16. GUITAR DELAY PEDAL PROJECT BRYAN GUNER
  • 17. DESIGN ELEMENTS ● Analog to Digital Converter (taking analog guitar input, converting to digital to read and utilize) ● Rectifier & Pre-Amplifier (to accommodate the input constraints of the micro controller) ● Digital to Analog Converter (taking digital signal, converting to analog for output) ● Finite Impulse Response Digital Filter ● 2 Push Buttons
  • 18. OBJECTIVE ● Design a guitar pedal to take a guitar signal as an input, and output the delayed and echoed sound numerous times ● The pedal must implement a preamplifier in order to manage the negative voltage input ● The pedal must poll for updated input data in order to produce a continuous output ● The pedal must use an ADC in order to read and utilize the input
  • 19. CURRENT MODEL Dual Op-Amp (MC1458) Physical Implementation of Circuit Design
  • 24. MATLAB SIMULATION ● MATLAB was used to debug and simulate the guitar delay pedal ● Utilized FIFO (first in first out), delay and echo
  • 25. PURE DATA LOOPER Features: • tap tempo • Limiter on both the input and the output to prevent intermodulation distortion produced by superimposed layers. • “Reverse” function for fun!
  • 26. BASIC OPERATION • The loop is stored in a table in Pd, which is played repeatedly. • While this table is being played, the output and the current input is also written to it. • If there is no input the loop copied on itself.
  • 27. DESIGN CONSIDERATIONS • Pure Data processes the audio in blocks of samples (64 samples by default). • Any audio event occurring during a block will only be taken into account at the beginning of the next block. • The table’s length must thus be a multiple of the block size (64 in my patch), so that the end of the last block of the loop corresponds exactly to the beginning of the first block. • If the table’s length is not a multiple of the block size, audible pops and clicks will appear while looping, and gradually turn into a very annoying noise.
  • 29. purpose of this design assignment was to implement and simulate both state space and transfer function descriptions of a set of linearized differential equations that model Modeling and Discrete-Logic Control of a Quadruple-Tank System Bryan Guner1 and Sean Fernandez1; Advisor: Dr. Ambrose Adegbege1 1Department of Electrical and Computer Engineering, The College of New Jersey, Ewing, NJ The aforementioned quadruple tank system consists of four water tanks and two pumps that form a two-input two-output system. The intention is to control the level of the water in the bottom two tanks while the pumps delivers water to the top two tanks that trickle down into the bottom two via two outlets situated at the bottom of the top two tanks. The inputs are the control voltages sent to the pumps and the outputs are the sensor voltages corresponding to the water levels in the lower tanks. A mathematical model is developed using a combination of the mass balance equation, Bernoulli’s equation and the derived flow coefficient taking into account the proportionality splitting in the pump system. The system is first modeled by a set of nonlinear differential equations which are then linearized about an operating point that is comprised of a water level height argument and the voltage to the pumps. Design/Methods Conclusion . Results The goal of this design assignment was to develop and simulate a mathematical model of a quadruple-tanks system and subsequently implement discrete-logic control using the LabVIEW software package. The purpose was to exercise our knowledge of the differential equations that represent such a system, and to convert them into linearized state-space and transfer function descriptions that could be more easily used to simulate said system in LabVIEW. Nonlinear Model sub-VI: LabVIEW Implementation: Linearized State-Space Model sub- VI: Linearized Transfer Function Model sub-VI: Schematic of 4 Tank System: Linear Equations: Nonlinear Equations: State-Space Configuration: Transfer Function Configuration: Quadruple Tank-System Block Diagram: Output Water Levels Front Panel: • Purpose was to implement and simulate both state space and transfer function to model behavior of system • Valuable learning experience in linearization of discrete control of systems • Overall, students successfully modeled a quadruple- tank system utilizing LabVIEW • Learned about the use of subVI’s to reduce complexity and size of code • Close approximation to working experience of a control systems engineer Introduction Abstract
  • 30. XOR GATE USING CMOS LOGIC
  • 31. XOR GATE BACKGROUND • Either A or B high will output high • Both A and B high will output low • Both A and B low will output low
  • 33. SIMULATION RESULTS (ACTIVE PULL UP - RISING EDGE) -- Delay to 50% about 40ns
  • 34. SIMULATION RESULTS (ACTIVE PULL UP - FALLING EDGE) -Delay until level out approximately .04us = 40ns
  • 36. SIMULATION RESULTS (RESISTIVE PULL UP RISING EDGE 1K)
  • 37. SIMULATION RESULTS (RESISTIVE PULL UP FALLING EDGE 1K)
  • 38. SIMULATION RESULTS (RESISTIVE PULL UP RISING EDGE 100K)
  • 39. SIMULATION RESULTS (RESISTIVE PULL UP FALLING EDGE 100K)
  • 40. EXPERIMENTAL RESULTS (FALLING EDGE) - Propagation delay between 50%-Input to 50%-Output approximately 50ns
  • 41. EXPERIMENTAL RESULTS (RISING EDGE) - Propagation delay between 50%-Input to 50%-Output approximately 50ns
  • 42. SIMULATION RESULTS (RESISTIVE PULL UP RISING EDGE 1K)
  • 43. SIMULATION RESULTS (RESISTIVE PULL UP FALLING EDGE 1K)
  • 44. SIMULATION RESULTS (RESISTIVE PULL UP RISING EDGE 100K)
  • 45. SIMULATION RESULTS (RESISTIVE PULL UP FALLING EDGE 100K)
  • 46. ONE HANDED KEYBOARD ENG 142 FUNDAMENTALS OF ENGINEERING TERM PROJECT ( AWARDED INNOVATIVE DESIGN) Ergonomic placement of characters decided by result of character frequency counter (written in Java) as a substitute for the conventional qwerty layout.
  • 49. CONCEPT ● Compared to other denoising techniques, wavelet and wavelet packet denoising allows the user to retain features in the data ● Data can be compressed by by setting seemingly unimportant wavelet/wavelet packets coefficients to zero and reconstructing data ● Interval-dependent thresholds can be applied to denoise data with non-constant variance since signal noise is not always uniform in time
  • 50. METHODS ● Localize features in your data to different scales ● You can preserve important signal or image features while removing noise ● The wavelet transform leads to a sparse representation for many real-world signals and images ● The wavelet transform concentrates signal and image features in a few large-magnitude wavelet coefficients ● Wavelet coefficients which are small in value are typically noise and you can "shrink" those coefficients or remove them without affecting the signal or image quality. After you threshold the coefficients, you reconstruct the data using the inverse wavelet transform
  • 51. MATLAB IMPLEMENTATION NOISY SIGNAL SHOWS ORIGINAL SIGNAL WITH ADDED WHITE NOISE
  • 52. MATLAB WAVELET DENOISING METHOD 1 • Symlet Wavelet Family (Symmetrical) • Universal Threshold
  • 53. COEFFICIENT GRAPH • Original coefficients shown in blue • Denoised coefficients shown in orange • Samples(X) Vs. Level(Y)
  • 54. MATLAB WAVELET DENOISING METHOD 2 • Symlet Wavelet Family (Symmetrical) • SURE Method
  • 55. COEFFICIENT GRAPH • Original coefficients shown in blue • Denoised coefficients shown in orange • Samples(X) Vs. Level(Y)
  • 56. MATLAB WAVELET DENOISING METHOD 3 • Symlet Wavelet Family (Symmetrical) • Minimax Method
  • 57. COEFFICIENT GRAPH • Original coefficients shown in blue • Denoised coefficients shown in orange • Samples(X) Vs. Level(Y)

Editor's Notes

  1. Wavelet and wavelet packet denoising allow you to retain features in your data that are often removed or smoothed out by other denoising techniques. You can compress data by setting perceptually unimportant wavelet and wavelet packet coefficients to zero and reconstructing the data. Noise in a signal is not always uniform in time, so you can apply interval-dependent thresholds to denoise data with nonconstant variance.
  2. **** LOOK UP SURE METHOD******
  3. *** LOOK UP MINIMAX***