SlideShare a Scribd company logo
1 of 2
Download to read offline
Blake Xu 
Baton Rouge Dr., San Jose, CA, 95133  (408)921-9758  BlakeXu1989@me.com 
SUMMARY 
Expert C/C+, Verilog programmer. Experience in Testing and Failure Analysis. Very thorough knowledge of JTAG Boundary Scan with IEEE 1149 protocol, ASIC Design Flow, CMOS Circuit Design, Device Physics, ARM M3/M4 Program, SRAM Design. Familiar with HDD, SSD System, IC Board Design. 
OBJECTIVE 
Seeking a full-time position as an engineering that utilize my programing skills, hardware background and failure analysis experience 
TECHNICAL SKILLS 
Software Programing Languages: C/C++, Python, BAT script 
Hardware Programing Languages: Verilog, SystemVerilog, Hspice 
Operation Systems: Windows, Mac OS, MS DOS, UNIX, Sun Workstation (SunOS, Solaris) 
Software: Microsoft Visual Studio, Cadence Virtuoso, Synopsis Design Vision, Encounter, Modelsim, QPST, QXDM, Wireshark, Matlab, Protel 
WORK EXPERIENCE 
Test Engineer Sep.2014 – Present 
Foxconn, San Jose, CA 
 Implemented testing, calibration and distortion with Automatic Test Equipment for optical network products 
 Accomplished board level failure analysis by using DMM, network analyzer and spectrum analyzer 
Test Engineer Intern Dec.2012 – Aug.2013 
ZTE INC., Plano, TX 
 Executed test cases to debug the software of mobile devices using Windows bat commands to invoke Android shell commands 
 Analyzed mobile phone log by QXDM, QPST and telecommunication package logs by Wireshark 
 Obtained experience of 3G/4G/LTE logs analysis and AT&T 10776 test cases package by studying form other engineer  Received great evaluation for good motivation about self-learning of Windows BAT and Android shell command in order to improve the efficiency of test process 
IC Board Designer & Programmer Intern Oct.2010 – Aug.2011 Chinese Academy of Sciences: Sciences and Application Research Center, Beijing, China 
 Designed a USB controlled circuit board to delay multi-channel TTL signal for rear Single-proton Detector (SPD) 
 Programmed USB port driver 
 Implemented PCB schematic on Protel, control program using Keil C and MFC(C++), and accomplished USB communication coding based on USB 1.1 mode 
 Completed B.S. graduation thesis based on this project and gained very high grade of 93/100(3rd of class)
EDUCATION 
M.S. Electrical and Electronics Engineering, GPA:3.79 (Top 20% of major) Dec.2013 
The University of Texas at Dallas, TX 
B.S. Applied Physics, Grade:83.5/100 (Top 20% of major) Jul.2011 
Beijing University of Posts and Telecommunications, China 
ACADEMIC PROJECTS Verilog Programming Project (ModelSim/Design Vision/Encounter) Sep. 2011 – Dec.2011  Implemented the front-end design of a high-speed and low power Mini Stereo Digital Audio Processor (MSDAP) based on professor algorithm with optimal POT coefficients FIR digital filtering structure  Contributed structure build and all programming work in this project generated chip layout with Design Vision  Achieved 5% less area and power consumption compare with other products through perfect architecture design and coding 
ARM Programming Project (C++ /MFC/ CCSv5) Sep. 2012 –Dec.2012 
 Implemented the simulation of two-dimensional balls collision program on TI Launchpad(ARM Cortex-M4) using C++  Structured USB connection between broad and PC for transferring data packages of balls’ position velocity base on the board example code, completed the ball collision animation on PC by using MFC platform  Obtained highly evaluation by good PC interface and great board simulation speed 
Design Project of 1024 bits SRAM (Cadence, Hspice) Jun.2013 – Aug.2013  Developed a 1024bit SRAM base on TSMC 130nm process, generated schematic and physical layout with Cadence Virtuoso and verified by Calibre DRC and LVS, examined read write performance using Hspice, accomplishing all works 50% faster than most of other students 
 Received grade in top 15%, fulfilling this project individually which is normally finished by 2 people 
RELATIVE COUTSES COMPLETED 
 ASIC Design Grade A in UTD 
 VLSI Design Grade A in UTD 
 Advanced VLSI Design Grade A- in UTD 
 Advanced Digital Logic Grade A in UTD 
 Microprocessor System Grade A- in UTD 
 Digital Signal Process I Grade A in UTD 
 C++ Programming Language Grade A in BUPT

More Related Content

What's hot (19)

Aleksandar_Popadic_CV
Aleksandar_Popadic_CVAleksandar_Popadic_CV
Aleksandar_Popadic_CV
 
My_CV
My_CVMy_CV
My_CV
 
VISHNU POREDDY Resume
VISHNU POREDDY ResumeVISHNU POREDDY Resume
VISHNU POREDDY Resume
 
Penglun_Li
Penglun_LiPenglun_Li
Penglun_Li
 
NEHA JAIN_RESUME
NEHA JAIN_RESUMENEHA JAIN_RESUME
NEHA JAIN_RESUME
 
Bhallaji Vekatesan (V K S)
Bhallaji Vekatesan (V K S)Bhallaji Vekatesan (V K S)
Bhallaji Vekatesan (V K S)
 
RTL Design Engineer - Vinothkumar Murugesan - 3.3Yrs - Microchip
RTL Design Engineer - Vinothkumar Murugesan - 3.3Yrs - MicrochipRTL Design Engineer - Vinothkumar Murugesan - 3.3Yrs - Microchip
RTL Design Engineer - Vinothkumar Murugesan - 3.3Yrs - Microchip
 
cc23
cc23cc23
cc23
 
YINI summary
YINI summaryYINI summary
YINI summary
 
MohamedMustafa
MohamedMustafaMohamedMustafa
MohamedMustafa
 
Surya resume
Surya resumeSurya resume
Surya resume
 
Girish one year
Girish one yearGirish one year
Girish one year
 
resume
resumeresume
resume
 
Maxim zap cv_asic_backend_04_13
Maxim zap cv_asic_backend_04_13Maxim zap cv_asic_backend_04_13
Maxim zap cv_asic_backend_04_13
 
NguyenNhat_V1
NguyenNhat_V1NguyenNhat_V1
NguyenNhat_V1
 
Resume_v1.17
Resume_v1.17Resume_v1.17
Resume_v1.17
 
Mansi Thukral_281019
Mansi Thukral_281019Mansi Thukral_281019
Mansi Thukral_281019
 
Formidable Engineering Consultants
Formidable Engineering ConsultantsFormidable Engineering Consultants
Formidable Engineering Consultants
 
verification resume
verification resumeverification resume
verification resume
 

Viewers also liked

Megan-Wallace-Mills Resume
Megan-Wallace-Mills ResumeMegan-Wallace-Mills Resume
Megan-Wallace-Mills ResumeMegan Mills
 
Jamal Welcome's Professinal Resume (General)
Jamal Welcome's Professinal Resume (General)Jamal Welcome's Professinal Resume (General)
Jamal Welcome's Professinal Resume (General)Jamal Welcome
 
Chris Shade Presume: What do I do?
Chris Shade Presume: What do I do?Chris Shade Presume: What do I do?
Chris Shade Presume: What do I do?Chris Shade
 
Smartest Resume Guide for Students and Freshers
Smartest Resume Guide for Students and FreshersSmartest Resume Guide for Students and Freshers
Smartest Resume Guide for Students and FreshersTwenty19.com
 

Viewers also liked (11)

RESUME_VLSI
RESUME_VLSIRESUME_VLSI
RESUME_VLSI
 
Module A Certificate
Module A CertificateModule A Certificate
Module A Certificate
 
Swathwood resume
Swathwood resumeSwathwood resume
Swathwood resume
 
2015-2 Resume
2015-2 Resume2015-2 Resume
2015-2 Resume
 
UTD resume
UTD resumeUTD resume
UTD resume
 
Megan-Wallace-Mills Resume
Megan-Wallace-Mills ResumeMegan-Wallace-Mills Resume
Megan-Wallace-Mills Resume
 
Jamal Welcome's Professinal Resume (General)
Jamal Welcome's Professinal Resume (General)Jamal Welcome's Professinal Resume (General)
Jamal Welcome's Professinal Resume (General)
 
Chris Shade Presume: What do I do?
Chris Shade Presume: What do I do?Chris Shade Presume: What do I do?
Chris Shade Presume: What do I do?
 
Smartest Resume Guide for Students and Freshers
Smartest Resume Guide for Students and FreshersSmartest Resume Guide for Students and Freshers
Smartest Resume Guide for Students and Freshers
 
Dana resume1
Dana resume1Dana resume1
Dana resume1
 
Visual resume
Visual resumeVisual resume
Visual resume
 

Similar to Blake Xu Resume

Similar to Blake Xu Resume (20)

Resume
ResumeResume
Resume
 
Kavita resume
Kavita resume Kavita resume
Kavita resume
 
Himanshu Sharma, Resume
Himanshu Sharma, ResumeHimanshu Sharma, Resume
Himanshu Sharma, Resume
 
resume
resumeresume
resume
 
Kavita resume startup
Kavita resume startupKavita resume startup
Kavita resume startup
 
AUK - CV WO Ref
AUK - CV WO RefAUK - CV WO Ref
AUK - CV WO Ref
 
Henry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_newHenry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_new
 
kavita_resume_3
kavita_resume_3kavita_resume_3
kavita_resume_3
 
Santhosh BE
Santhosh BESanthosh BE
Santhosh BE
 
Praveen Kumar S S.docx(1)
Praveen Kumar S S.docx(1)Praveen Kumar S S.docx(1)
Praveen Kumar S S.docx(1)
 
Richlong2013Modified
Richlong2013ModifiedRichlong2013Modified
Richlong2013Modified
 
Resume of Zhenyu Xu
Resume of Zhenyu XuResume of Zhenyu Xu
Resume of Zhenyu Xu
 
jeevanreddy-nwplm
jeevanreddy-nwplmjeevanreddy-nwplm
jeevanreddy-nwplm
 
Resume_Akshay_Deshpande
Resume_Akshay_DeshpandeResume_Akshay_Deshpande
Resume_Akshay_Deshpande
 
Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016
 
Michael_Joshua_Validation
Michael_Joshua_ValidationMichael_Joshua_Validation
Michael_Joshua_Validation
 
Resume
ResumeResume
Resume
 
Resume
ResumeResume
Resume
 
DishitJoshi_CV
DishitJoshi_CVDishitJoshi_CV
DishitJoshi_CV
 
Rohit_Pandit_Resume
Rohit_Pandit_ResumeRohit_Pandit_Resume
Rohit_Pandit_Resume
 

Blake Xu Resume

  • 1. Blake Xu Baton Rouge Dr., San Jose, CA, 95133  (408)921-9758  BlakeXu1989@me.com SUMMARY Expert C/C+, Verilog programmer. Experience in Testing and Failure Analysis. Very thorough knowledge of JTAG Boundary Scan with IEEE 1149 protocol, ASIC Design Flow, CMOS Circuit Design, Device Physics, ARM M3/M4 Program, SRAM Design. Familiar with HDD, SSD System, IC Board Design. OBJECTIVE Seeking a full-time position as an engineering that utilize my programing skills, hardware background and failure analysis experience TECHNICAL SKILLS Software Programing Languages: C/C++, Python, BAT script Hardware Programing Languages: Verilog, SystemVerilog, Hspice Operation Systems: Windows, Mac OS, MS DOS, UNIX, Sun Workstation (SunOS, Solaris) Software: Microsoft Visual Studio, Cadence Virtuoso, Synopsis Design Vision, Encounter, Modelsim, QPST, QXDM, Wireshark, Matlab, Protel WORK EXPERIENCE Test Engineer Sep.2014 – Present Foxconn, San Jose, CA  Implemented testing, calibration and distortion with Automatic Test Equipment for optical network products  Accomplished board level failure analysis by using DMM, network analyzer and spectrum analyzer Test Engineer Intern Dec.2012 – Aug.2013 ZTE INC., Plano, TX  Executed test cases to debug the software of mobile devices using Windows bat commands to invoke Android shell commands  Analyzed mobile phone log by QXDM, QPST and telecommunication package logs by Wireshark  Obtained experience of 3G/4G/LTE logs analysis and AT&T 10776 test cases package by studying form other engineer  Received great evaluation for good motivation about self-learning of Windows BAT and Android shell command in order to improve the efficiency of test process IC Board Designer & Programmer Intern Oct.2010 – Aug.2011 Chinese Academy of Sciences: Sciences and Application Research Center, Beijing, China  Designed a USB controlled circuit board to delay multi-channel TTL signal for rear Single-proton Detector (SPD)  Programmed USB port driver  Implemented PCB schematic on Protel, control program using Keil C and MFC(C++), and accomplished USB communication coding based on USB 1.1 mode  Completed B.S. graduation thesis based on this project and gained very high grade of 93/100(3rd of class)
  • 2. EDUCATION M.S. Electrical and Electronics Engineering, GPA:3.79 (Top 20% of major) Dec.2013 The University of Texas at Dallas, TX B.S. Applied Physics, Grade:83.5/100 (Top 20% of major) Jul.2011 Beijing University of Posts and Telecommunications, China ACADEMIC PROJECTS Verilog Programming Project (ModelSim/Design Vision/Encounter) Sep. 2011 – Dec.2011  Implemented the front-end design of a high-speed and low power Mini Stereo Digital Audio Processor (MSDAP) based on professor algorithm with optimal POT coefficients FIR digital filtering structure  Contributed structure build and all programming work in this project generated chip layout with Design Vision  Achieved 5% less area and power consumption compare with other products through perfect architecture design and coding ARM Programming Project (C++ /MFC/ CCSv5) Sep. 2012 –Dec.2012  Implemented the simulation of two-dimensional balls collision program on TI Launchpad(ARM Cortex-M4) using C++  Structured USB connection between broad and PC for transferring data packages of balls’ position velocity base on the board example code, completed the ball collision animation on PC by using MFC platform  Obtained highly evaluation by good PC interface and great board simulation speed Design Project of 1024 bits SRAM (Cadence, Hspice) Jun.2013 – Aug.2013  Developed a 1024bit SRAM base on TSMC 130nm process, generated schematic and physical layout with Cadence Virtuoso and verified by Calibre DRC and LVS, examined read write performance using Hspice, accomplishing all works 50% faster than most of other students  Received grade in top 15%, fulfilling this project individually which is normally finished by 2 people RELATIVE COUTSES COMPLETED  ASIC Design Grade A in UTD  VLSI Design Grade A in UTD  Advanced VLSI Design Grade A- in UTD  Advanced Digital Logic Grade A in UTD  Microprocessor System Grade A- in UTD  Digital Signal Process I Grade A in UTD  C++ Programming Language Grade A in BUPT