SlideShare a Scribd company logo
Direct vs Integrated ADC Differences
Direct Type Integrated Type
A/D Conversion is in a direct manner A/D Conversion is in a indirect manner.
Input analog voltage is directly
compared with the internally generated
equivalent signal and converts the same
into digital code.
Input analog voltage is converted into a
linear function of time or frequency and
converts the same into digital code.
Eg: Flash (comparator) type ADC,
Counter type ADC, Tracking or Servo
operated
ADC and Successive approximation ADC.
Eg: Charge balancing type ADC and dual
slope ADC.
Flash ADC
Simultaneous ADC
Parallel Comparator ADC
Condition Comparator Output
Vi > Vref V0 = 1
Vi < Vref V0 = 0
Flash ADC Truth Table
Pros and Cons
• Advantages:
• Flash ADC is the fastest because A/D conversion is performed simultaneously
through a set of comparators. Typical conversion time is 100 ns or less.
• The construction is simple and easier to design.
• Disadvantages:
• This is not suitable for A/D conversion with more than 3 or 4 digital output
bits. It is because of the fact that (2n – 1) comparators are required for an n-bit
ADC and the number of comparators required doubles for each added bit.
Dual Slope ADC
Functional Block Diagram
Description
• Consists of a
1. high impedance buffer (voltage follower), A1
2. integrator, A2
3. voltage comparator (CMP)
• If there is no START command, SW1 is connected to ‘gnd’ and SW2 is
closed. Now CAZ is used to provide compensation for the offset
voltage of all three op-amps.
• If START command is issued, SW2 is connected to ‘gnd’ and SW1 is
connected to Va
.
Description
• At time, t1:
• SW1 is connects Va to A1. SW2 is grounded.
• n-stage counter starts counting from ‘0’ and it resets after
2n clock cycles.
• Va is integrated by the integrator until counter is resetted
(i.e) for a fixed duration of 2n clock periods.
• For an integrator, if the input is a positive step; then the
output is a negative ramp. So, a negative ramp is obtained
across output (V0).
Description
• At time, t2:
• n-stage counter is resetted.
• SW1 connects VR to A1. SW2 is grounded.
• Counter again starts counting from ‘0’.
• VR is integrated by the integrator (a positive ramp is
obtained as VR is positive) until the output voltage (V0) is
zero.
Description
• At time, t3:
• V0 will become ‘0’.
• Now the counter value at t3 , say ‘N’, is proportional to the
analog input voltage, Va.
• EOC is issued by the converter.
Output Waveform
Derivation of V0
• See Notes
Inferences:
• N is directly proportional to Va.
• Provides excellent noise rejection.
• Needs long conversion time.
• Used for accurate measurement of slow varying (less frequency)
signals.
Problem:

More Related Content

Similar to ADC_1682318820251.pptx

U 4 ramp digital voltmeter
U 4 ramp digital voltmeterU 4 ramp digital voltmeter
U 4 ramp digital voltmeter
vmspraneeth
 
Adc2
Adc2Adc2
Chapter-1 Digital Measuring Instruments.pptx
Chapter-1 Digital Measuring Instruments.pptxChapter-1 Digital Measuring Instruments.pptx
Chapter-1 Digital Measuring Instruments.pptx
ramkumarraja7
 
Prese000
Prese000Prese000
Prese000
Waed Shagareen
 
ADC - Dual Slope Integrator
ADC - Dual Slope IntegratorADC - Dual Slope Integrator
ADC - Dual Slope Integrator
Manjunath Meti
 
digital anlage c converter for digital .ppt
digital anlage c converter for digital .pptdigital anlage c converter for digital .ppt
digital anlage c converter for digital .ppt
AbdullahOmar64
 
Analog to digital conversion techniques.pptx
Analog to digital conversion techniques.pptxAnalog to digital conversion techniques.pptx
Analog to digital conversion techniques.pptx
hepzijustin
 
analog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptanalog to digital adn digital to analog .ppt
analog to digital adn digital to analog .ppt
daredevil15082004
 
ADC & DAC
ADC & DAC ADC & DAC
ADC & DAC
Deepak Kumar
 
Analog to Digital Conversion
Analog to Digital ConversionAnalog to Digital Conversion
Analog to Digital Conversion
Syed Umair
 
Testing
TestingTesting
Testing
SRI NISHITH
 
Adc by anil kr yadav
Adc by anil kr yadavAdc by anil kr yadav
Adc by anil kr yadav
Anil Yadav
 
Digital voltmeter (DVM) and its Classification
Digital voltmeter (DVM) and its ClassificationDigital voltmeter (DVM) and its Classification
Digital voltmeter (DVM) and its Classification
ST. MARTIN'S ENGINEERING COLLEGE
 
Unit-6 ae 3rd sem by Prof Priyanka Jain.pptx
Unit-6 ae 3rd sem by Prof Priyanka Jain.pptxUnit-6 ae 3rd sem by Prof Priyanka Jain.pptx
Unit-6 ae 3rd sem by Prof Priyanka Jain.pptx
amitthory13012003
 
Dac, adc architecture
Dac, adc architectureDac, adc architecture
Dac, adc architecture
Abhishek Kadam
 
ADC - Types (Analog to Digital Converter)
ADC - Types (Analog to Digital Converter)ADC - Types (Analog to Digital Converter)
ADC - Types (Analog to Digital Converter)
National Engineering College
 
ANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTORANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTOR
Anil Yadav
 
New Microsoft Word Document.docx
New Microsoft Word Document.docxNew Microsoft Word Document.docx
New Microsoft Word Document.docx
jainkamalkumar
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversion
Engr Ahmad Khan
 
Comparator, Zero Crossing Detector and schmitt trigger using opamp
Comparator, Zero Crossing Detector and schmitt trigger using opampComparator, Zero Crossing Detector and schmitt trigger using opamp
Comparator, Zero Crossing Detector and schmitt trigger using opamp
Divyanshu Rai
 

Similar to ADC_1682318820251.pptx (20)

U 4 ramp digital voltmeter
U 4 ramp digital voltmeterU 4 ramp digital voltmeter
U 4 ramp digital voltmeter
 
Adc2
Adc2Adc2
Adc2
 
Chapter-1 Digital Measuring Instruments.pptx
Chapter-1 Digital Measuring Instruments.pptxChapter-1 Digital Measuring Instruments.pptx
Chapter-1 Digital Measuring Instruments.pptx
 
Prese000
Prese000Prese000
Prese000
 
ADC - Dual Slope Integrator
ADC - Dual Slope IntegratorADC - Dual Slope Integrator
ADC - Dual Slope Integrator
 
digital anlage c converter for digital .ppt
digital anlage c converter for digital .pptdigital anlage c converter for digital .ppt
digital anlage c converter for digital .ppt
 
Analog to digital conversion techniques.pptx
Analog to digital conversion techniques.pptxAnalog to digital conversion techniques.pptx
Analog to digital conversion techniques.pptx
 
analog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptanalog to digital adn digital to analog .ppt
analog to digital adn digital to analog .ppt
 
ADC & DAC
ADC & DAC ADC & DAC
ADC & DAC
 
Analog to Digital Conversion
Analog to Digital ConversionAnalog to Digital Conversion
Analog to Digital Conversion
 
Testing
TestingTesting
Testing
 
Adc by anil kr yadav
Adc by anil kr yadavAdc by anil kr yadav
Adc by anil kr yadav
 
Digital voltmeter (DVM) and its Classification
Digital voltmeter (DVM) and its ClassificationDigital voltmeter (DVM) and its Classification
Digital voltmeter (DVM) and its Classification
 
Unit-6 ae 3rd sem by Prof Priyanka Jain.pptx
Unit-6 ae 3rd sem by Prof Priyanka Jain.pptxUnit-6 ae 3rd sem by Prof Priyanka Jain.pptx
Unit-6 ae 3rd sem by Prof Priyanka Jain.pptx
 
Dac, adc architecture
Dac, adc architectureDac, adc architecture
Dac, adc architecture
 
ADC - Types (Analog to Digital Converter)
ADC - Types (Analog to Digital Converter)ADC - Types (Analog to Digital Converter)
ADC - Types (Analog to Digital Converter)
 
ANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTORANALOG TO DIGITAL CONVERTOR
ANALOG TO DIGITAL CONVERTOR
 
New Microsoft Word Document.docx
New Microsoft Word Document.docxNew Microsoft Word Document.docx
New Microsoft Word Document.docx
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversion
 
Comparator, Zero Crossing Detector and schmitt trigger using opamp
Comparator, Zero Crossing Detector and schmitt trigger using opampComparator, Zero Crossing Detector and schmitt trigger using opamp
Comparator, Zero Crossing Detector and schmitt trigger using opamp
 

Recently uploaded

Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
mahammadsalmanmech
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
IJECEIAES
 
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
IJECEIAES
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
drwaing
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
gerogepatton
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
Madhumitha Jayaram
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
rpskprasana
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
nooriasukmaningtyas
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
camseq
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 

Recently uploaded (20)

Question paper of renewable energy sources
Question paper of renewable energy sourcesQuestion paper of renewable energy sources
Question paper of renewable energy sources
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
Embedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoringEmbedded machine learning-based road conditions and driving behavior monitoring
Embedded machine learning-based road conditions and driving behavior monitoring
 
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
 
Wearable antenna for antenna applications
Wearable antenna for antenna applicationsWearable antenna for antenna applications
Wearable antenna for antenna applications
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
CSM Cloud Service Management Presentarion
CSM Cloud Service Management PresentarionCSM Cloud Service Management Presentarion
CSM Cloud Service Management Presentarion
 
Low power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniquesLow power architecture of logic gates using adiabatic techniques
Low power architecture of logic gates using adiabatic techniques
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 

ADC_1682318820251.pptx

  • 1. Direct vs Integrated ADC Differences Direct Type Integrated Type A/D Conversion is in a direct manner A/D Conversion is in a indirect manner. Input analog voltage is directly compared with the internally generated equivalent signal and converts the same into digital code. Input analog voltage is converted into a linear function of time or frequency and converts the same into digital code. Eg: Flash (comparator) type ADC, Counter type ADC, Tracking or Servo operated ADC and Successive approximation ADC. Eg: Charge balancing type ADC and dual slope ADC.
  • 3. Condition Comparator Output Vi > Vref V0 = 1 Vi < Vref V0 = 0
  • 5. Pros and Cons • Advantages: • Flash ADC is the fastest because A/D conversion is performed simultaneously through a set of comparators. Typical conversion time is 100 ns or less. • The construction is simple and easier to design. • Disadvantages: • This is not suitable for A/D conversion with more than 3 or 4 digital output bits. It is because of the fact that (2n – 1) comparators are required for an n-bit ADC and the number of comparators required doubles for each added bit.
  • 8. Description • Consists of a 1. high impedance buffer (voltage follower), A1 2. integrator, A2 3. voltage comparator (CMP) • If there is no START command, SW1 is connected to ‘gnd’ and SW2 is closed. Now CAZ is used to provide compensation for the offset voltage of all three op-amps. • If START command is issued, SW2 is connected to ‘gnd’ and SW1 is connected to Va .
  • 9. Description • At time, t1: • SW1 is connects Va to A1. SW2 is grounded. • n-stage counter starts counting from ‘0’ and it resets after 2n clock cycles. • Va is integrated by the integrator until counter is resetted (i.e) for a fixed duration of 2n clock periods. • For an integrator, if the input is a positive step; then the output is a negative ramp. So, a negative ramp is obtained across output (V0).
  • 10. Description • At time, t2: • n-stage counter is resetted. • SW1 connects VR to A1. SW2 is grounded. • Counter again starts counting from ‘0’. • VR is integrated by the integrator (a positive ramp is obtained as VR is positive) until the output voltage (V0) is zero.
  • 11. Description • At time, t3: • V0 will become ‘0’. • Now the counter value at t3 , say ‘N’, is proportional to the analog input voltage, Va. • EOC is issued by the converter.
  • 13. Derivation of V0 • See Notes
  • 14. Inferences: • N is directly proportional to Va. • Provides excellent noise rejection. • Needs long conversion time. • Used for accurate measurement of slow varying (less frequency) signals.