SlideShare a Scribd company logo
1 of 13
Intel 8085
Microprocessor
Addressing Modes
Addressing Modes of 8085
▶ To perform any operation, we have to give the
corresponding instructions to the microprocessor.
▶ In each instruction, programmer has to specify 3 things:
1. Operation to be performed i.e. Opcode
2. Address of source of data i.e. Operands
3. Address of destination of result.
Definition
▶ The various ways of specifying operands for an instruction are called the addressing
modes.
▶ The various addressing modes that are defined in a given instruction set architecture
define how machine language instructions in that architecture identify the operand(s) of
each instruction.
▶ In any microprocessor instruction, the source and destination operands can be a
▶ Register
▶ Memory Location
▶ 8-bit number
The method by which the address of source of data and the address of the destination of the
result is given in the instruction are called the Addressing modes.
8085 uses the following addressing modes:
1. Implied/Implicit Addressing Mode
2. Immediate Addressing Mode
3. Direct Addressing Mode
4. Register Addressing Mode
5. Register Indirect Addressing Mode
Implied/Implicit Addressing Mode
▶ In implied/implicit addressing mode the operand is hidden and the data to be
operated is available in the instruction itself.
▶ If address of source of data as well as address of destination of result is fixed, then
there is no need to give any operand along with the instruction.
▶ Examples:
▶ CMA (complement accumultor )
▶ RRC (rotate accumulator A right by one bit)
▶ RLC (rotate accumulator A left by one bit)
Immediate Addressing Mode
▶ In this mode, the operand is specified within the instruction itself.
▶ If the data is 8-bit, then the instruction will be of 2 bytes. The first byte is opcode
followed by an 8-bit data.
▶ If the data is of 16-bit then the instruction will be of 3 bytes. The first byte is opcode
at memory location N followed by the higher order data byte at memory location
N+1 and lower order data byte at memory location N+2.
▶ Examples:
▶ MVI B 45 (move the data 45H immediately to register B)
▶ LXI H 3050 (load the H-L pair with the operand 3050H immediately)
▶ JMP address (jump to the operand address immediately)
Direct Addressing Mode
▶ The data to be operated is available inside a memory location and that memory
location is directly specified as an operand.
▶ The operand is directly available in the instruction itself.
▶ Examples:
▶ LDA 2050 (load the contents of memory location into accumulator A)
▶ LHLD address (load contents of 16-bit memory location into H-L register pair)
Register Addressing Mode
▶ In this mode, the operand is in general purpose register.
▶ The data to be operated is available inside the register(s) and register(s) is(are)
operands. Therefore the operation is performed within various registers of the
microprocessor.
▶ Examples:
▶ MOV A, B (move the contents of register B to register A)
▶ ADD B (add contents of registers A and B and store the result in register A)
▶ INR A (increment the contents of register A by one)
Register Indirect Addressing Mode
▶ In this mode, the address of operand is specified by a register pair.
▶ The data to be operated is available inside a memory location and that memory
location is indirectly specified b a register pair.
▶ Examples:
▶ MOV A, M (move the contents of the memory location pointed by the H-L pair to the
accumulator)
▶ LDAX B (move contains of B-C register to the accumulator)
Data flow between memory and MPU:
▶ First of all the 16-bit address is placed on the address bus from the program counter.
▶ Let say the address is 2005H where the data is placed.
▶ The higher order address i.e. 20H is placed on the address bus A8-A15 while the lower
order address i.e. 05h is placed on the multiplexed address and data bus ADO-AD7.
▶ The lower order address continues to remain on this address bus so long as ALE
(Address Latch Enable) remains positive. Once ALE goes low it carries data.
▶ The control unit sends the signal to indicate what type of operation is to be
performed. Since the data is to be read from the memory therefore it sends to enable
the memory chip.
▶ The byte from the memory location is then placed on the data bus i.e. 4F
saved in location 2005H is placed on the data bus and sent to the
instruction decoder.
▶ The instruction is decoded and accordingly the task is performed by the
ALU i.e. Arithmetic and logic unit.
8085 Programming Model:
▶ A programming model is a conceptual representation of a real object and can
be in the form of a text, a drawing or a built structure which gives information
required to write a program.
▶ It consists of some segments of ALU and the registers. This model includes six
general purpose registers, accumulator, flag register, program counter and
stack pointer.
▶ This model is not a reflection of physical structure of the microprocessor but
gives all the information that is relevant for writing an assembly language
program.
3-addressingmodes-181203034235.pptx

More Related Content

Similar to 3-addressingmodes-181203034235.pptx

timing_diagram_of_8085.pptx
timing_diagram_of_8085.pptxtiming_diagram_of_8085.pptx
timing_diagram_of_8085.pptxBhagyarajKosamia
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modesRamaPrabha24
 
8051 instruction set
8051 instruction set8051 instruction set
8051 instruction setStefan Oprea
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNAnonymous Red
 
8085_Microprocessor(simar).ppt
8085_Microprocessor(simar).ppt8085_Microprocessor(simar).ppt
8085_Microprocessor(simar).pptKanikaJindal9
 
Z 80 processors (History-Products)
Z 80 processors (History-Products)Z 80 processors (History-Products)
Z 80 processors (History-Products)Mohammed Hilal
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing ModesMayank Garg
 
Lecture 4 (8051 instruction set) rv01
Lecture 4 (8051 instruction set) rv01Lecture 4 (8051 instruction set) rv01
Lecture 4 (8051 instruction set) rv01cairo university
 
UNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptxUNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptxGowrishankar C
 
Xcs 234 microprocessors
Xcs 234 microprocessorsXcs 234 microprocessors
Xcs 234 microprocessorssweta suman
 
ITEC582-Chapter 12.pptx
ITEC582-Chapter 12.pptxITEC582-Chapter 12.pptx
ITEC582-Chapter 12.pptxSabaNaeem26
 
Microprocessors and microcontrollers
Microprocessors and microcontrollersMicroprocessors and microcontrollers
Microprocessors and microcontrollersgomathy S
 
Architecture and pin diagram of 8085
Architecture and pin diagram of 8085Architecture and pin diagram of 8085
Architecture and pin diagram of 8085Suchismita Paul
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]shibbirtanvin
 

Similar to 3-addressingmodes-181203034235.pptx (20)

timing_diagram_of_8085.pptx
timing_diagram_of_8085.pptxtiming_diagram_of_8085.pptx
timing_diagram_of_8085.pptx
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
 
MPMC UNIT-2.pdf
MPMC UNIT-2.pdfMPMC UNIT-2.pdf
MPMC UNIT-2.pdf
 
8051 instruction set
8051 instruction set8051 instruction set
8051 instruction set
 
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGNBASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
 
Qb microprocessors
Qb microprocessorsQb microprocessors
Qb microprocessors
 
Lecture 10
Lecture 10Lecture 10
Lecture 10
 
8085_Microprocessor(simar).ppt
8085_Microprocessor(simar).ppt8085_Microprocessor(simar).ppt
8085_Microprocessor(simar).ppt
 
Z 80 processors (History-Products)
Z 80 processors (History-Products)Z 80 processors (History-Products)
Z 80 processors (History-Products)
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
Lecture 4 (8051 instruction set) rv01
Lecture 4 (8051 instruction set) rv01Lecture 4 (8051 instruction set) rv01
Lecture 4 (8051 instruction set) rv01
 
Unit 2.ppt
Unit 2.pptUnit 2.ppt
Unit 2.ppt
 
Bt0068
Bt0068Bt0068
Bt0068
 
UNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptxUNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptx
 
Xcs 234 microprocessors
Xcs 234 microprocessorsXcs 234 microprocessors
Xcs 234 microprocessors
 
ITEC582-Chapter 12.pptx
ITEC582-Chapter 12.pptxITEC582-Chapter 12.pptx
ITEC582-Chapter 12.pptx
 
Microprocessors and microcontrollers
Microprocessors and microcontrollersMicroprocessors and microcontrollers
Microprocessors and microcontrollers
 
Architecture and pin diagram of 8085
Architecture and pin diagram of 8085Architecture and pin diagram of 8085
Architecture and pin diagram of 8085
 
Chapter 5 programming concepts iv
Chapter 5  programming concepts ivChapter 5  programming concepts iv
Chapter 5 programming concepts iv
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]
 

Recently uploaded

microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104misteraugie
 
An Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfAn Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfSanaAli374401
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfciinovamais
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesCeline George
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxDenish Jangid
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfJayanti Pande
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterMateoGardella
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfAdmir Softic
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfagholdier
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxnegromaestrong
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
Making and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfMaking and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfChris Hunter
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 

Recently uploaded (20)

microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
An Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfAn Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdf
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch Letter
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdf
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
Making and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfMaking and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdf
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 

3-addressingmodes-181203034235.pptx

  • 2. Addressing Modes of 8085 ▶ To perform any operation, we have to give the corresponding instructions to the microprocessor. ▶ In each instruction, programmer has to specify 3 things: 1. Operation to be performed i.e. Opcode 2. Address of source of data i.e. Operands 3. Address of destination of result.
  • 3. Definition ▶ The various ways of specifying operands for an instruction are called the addressing modes. ▶ The various addressing modes that are defined in a given instruction set architecture define how machine language instructions in that architecture identify the operand(s) of each instruction. ▶ In any microprocessor instruction, the source and destination operands can be a ▶ Register ▶ Memory Location ▶ 8-bit number The method by which the address of source of data and the address of the destination of the result is given in the instruction are called the Addressing modes.
  • 4. 8085 uses the following addressing modes: 1. Implied/Implicit Addressing Mode 2. Immediate Addressing Mode 3. Direct Addressing Mode 4. Register Addressing Mode 5. Register Indirect Addressing Mode
  • 5. Implied/Implicit Addressing Mode ▶ In implied/implicit addressing mode the operand is hidden and the data to be operated is available in the instruction itself. ▶ If address of source of data as well as address of destination of result is fixed, then there is no need to give any operand along with the instruction. ▶ Examples: ▶ CMA (complement accumultor ) ▶ RRC (rotate accumulator A right by one bit) ▶ RLC (rotate accumulator A left by one bit)
  • 6. Immediate Addressing Mode ▶ In this mode, the operand is specified within the instruction itself. ▶ If the data is 8-bit, then the instruction will be of 2 bytes. The first byte is opcode followed by an 8-bit data. ▶ If the data is of 16-bit then the instruction will be of 3 bytes. The first byte is opcode at memory location N followed by the higher order data byte at memory location N+1 and lower order data byte at memory location N+2. ▶ Examples: ▶ MVI B 45 (move the data 45H immediately to register B) ▶ LXI H 3050 (load the H-L pair with the operand 3050H immediately) ▶ JMP address (jump to the operand address immediately)
  • 7. Direct Addressing Mode ▶ The data to be operated is available inside a memory location and that memory location is directly specified as an operand. ▶ The operand is directly available in the instruction itself. ▶ Examples: ▶ LDA 2050 (load the contents of memory location into accumulator A) ▶ LHLD address (load contents of 16-bit memory location into H-L register pair)
  • 8. Register Addressing Mode ▶ In this mode, the operand is in general purpose register. ▶ The data to be operated is available inside the register(s) and register(s) is(are) operands. Therefore the operation is performed within various registers of the microprocessor. ▶ Examples: ▶ MOV A, B (move the contents of register B to register A) ▶ ADD B (add contents of registers A and B and store the result in register A) ▶ INR A (increment the contents of register A by one)
  • 9. Register Indirect Addressing Mode ▶ In this mode, the address of operand is specified by a register pair. ▶ The data to be operated is available inside a memory location and that memory location is indirectly specified b a register pair. ▶ Examples: ▶ MOV A, M (move the contents of the memory location pointed by the H-L pair to the accumulator) ▶ LDAX B (move contains of B-C register to the accumulator)
  • 10. Data flow between memory and MPU: ▶ First of all the 16-bit address is placed on the address bus from the program counter. ▶ Let say the address is 2005H where the data is placed. ▶ The higher order address i.e. 20H is placed on the address bus A8-A15 while the lower order address i.e. 05h is placed on the multiplexed address and data bus ADO-AD7. ▶ The lower order address continues to remain on this address bus so long as ALE (Address Latch Enable) remains positive. Once ALE goes low it carries data. ▶ The control unit sends the signal to indicate what type of operation is to be performed. Since the data is to be read from the memory therefore it sends to enable the memory chip.
  • 11. ▶ The byte from the memory location is then placed on the data bus i.e. 4F saved in location 2005H is placed on the data bus and sent to the instruction decoder. ▶ The instruction is decoded and accordingly the task is performed by the ALU i.e. Arithmetic and logic unit.
  • 12. 8085 Programming Model: ▶ A programming model is a conceptual representation of a real object and can be in the form of a text, a drawing or a built structure which gives information required to write a program. ▶ It consists of some segments of ALU and the registers. This model includes six general purpose registers, accumulator, flag register, program counter and stack pointer. ▶ This model is not a reflection of physical structure of the microprocessor but gives all the information that is relevant for writing an assembly language program.