SlideShare a Scribd company logo
1 of 8
Download to read offline
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
16Bit Microprocessor : 8086
Features of 8086
- 8086 is a 16bit processor. It’s ALU, internal registers works with 16bit binary
word
- 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits
or 8 bit at a time
- 8086 has a 20bit address bus which means, it can address upto 220
= 1MB memory
location
- Frequency range of 8086 is 6-10 MHz
Data Read/Write process from /To Memory
Word Read
- Each of 1 MB memory address of 8086 represents a byte wide location
- 16bit words will be stored in two consecutive Memory location
- If first byte of the data is stored at an even address , 8086 can read the entire
word in one operation.
o For example if the 16 bit data is stored at even address 00520H is 2607
MOV BX, [00520]
8086 reads the first byte and stores the data in BL and reads the 2nd
byte
and stores the data in BH
BL (00520)
BH (00521)
- If the first byte of the data is stored at an ODD address, 8086 needs two operation
to read the 16 bit data
o For example if the 16 bit data is stored at even address 00521H is F520
MOV BX, [00521]
In first operation , 8086 reads the 16 bit data from the 00520 location and
stores the data of 00521 location in register BL and discards the data of
00520 location
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
In 2nd
operation, 8086 reads the 16 bit data from the 00522 location and
stores the data of 00522 location in register BH and discards the data of
00523 location
BL (00521)
BH (00522)
Byte Read:
MOV BH, [Addr]
For Even Address:
Ex: MOV BH, [ 00520]
8086 reads the first byte from 00520 location and stores the data in BH and reads
the 2nd
byte from the 00521 location and ignores it
BH [ 00520]
For Odd Address
MOV BH, [Addr]
Ex: MOV BH, [ 00521]
8086 reads the first byte from 00520 location and ignores it and reads the 2nd
byte
from the 00521 location and stores the data in BH
BH [ 00521]
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Registers of 8086
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Important 8086 Pin Diagram/Description
AD15±AD0
ADDRESS DATA BUS: These lines constitute the time multiplexed
memory/IO address and data bus.
ALE
Address Latch Enable. A HIGH on this line causes the lower order 16bit address bus to be
latched that stores the addresses and then, the lower order 16bit of the address bus can be used
as data bus.
READY
READY is the acknowledgement from the addressed memory or I/O device that it will complete
the data transfer.
INTR
INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of
each instruction to determine if the processor should enter into an interrupt acknowledge
operation. A subroutine is vectored to via an interrupt vector lookup table located in system
memory. It can be internally masked by software resetting the interrupt enable bit. INTR is
internally synchronized. This signal is active HIGH.
INTA
Interrupt Acknowledge from the MP
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
NMI
NON-MASKABLE INTERRUPT: an edge triggered input which causes
an interrupt request to the MP. A subroutine is vectored to via an interrupt vector
lookup table located in system memory. NMI is not maskable internally
by software.
RESET: causes the processor to immediately terminate its present
activity. The signal must be active HIGH for at least four clock cycles. It
restarts execution
MN/MX
MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are
discussed in the following sections.
M/IO : Differentiate between the Memory and I/O operation. A LOW on this pin indicated I/O
operation and a HIGH indicated a Memory Operation
HOLD : The 8086 has a pin called HOLD. This pin is used by external devices to gain control of
the busses.
HLDA :
When the HOLD signal is activated by an external device, the 8086 stops executing instructions
and stops using the busses. This would allow external devices to control the information on the
8086 MINIMUM AND MAXIMUM MODES of operation
MN/MX
• Minimum mode The 8086 processor works in a single processor environment.
All control signals for memory and I/O are generated by the microprocessor.
• Maximum mode is designed to be used when a coprocessor exists in the system.
• 8086 works in a multiprocessor environment. Control signals for memory and
I/O are generated by an external BUS Controller.
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Data Transfer Between CPU and the Memory
Memory Write:
Byte Transfer: move BYTEPTR ds : [SI], 37H
Word Transfer: move WORDPTR ds : [SI], 1237H
Memory Read:
Byte Transfer: move al, BYTEPTR ds : [SI]
Transfers data from the physical memory address calculated using ds and [SI] to register
AL ( Lower byte of AX Register)
Word Transfer: move ax, WORDPTR ds : [SI]
Transfers data from the physical memory address calculated using ds and [SI] to register
AL ( Lower byte of AX Register) and the next byte from the next memory location
calculated as ds:[SI +1] is transferred to AH ( Higher byte of AX Register)
Memory operation through ax Register
Write:
MOV AX , 1234H
MOV WORDPTR ds: [SI], ax
Ds: 0000H
SI: 0500H
Physical Address: 00000+0500= 00500 H
The instruction transfers
34 00500H
12 00501H
Read:
MOV ax, WORDPTR ds: [SI]
Ds: 0000H
SI: 0500H
Physical Address: 00000+0500= 00500 H
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
The instruction transfers
AL (00500)
AH (00501)
Data Transfer Between CPU and the Port
Port addresses in 8086 are assigned either 8bit port address or 16 bit address
For a Port with 8bit port address:
Read Operation:
IN Padr where Padr is the 8bit Port address
Ex: IN 20H
The instruction transfers data byte from the 8bit port address 20H to register AL
Write Operation:
OUT Padr where Padr is the 8bit Port address
Ex: OUT 20H
The instruction transfers data byte from AL to the 8bit port address 20H .
For a Port with 16bit port address:
DX register is used to hold the Port address
Read Operation:
Example:
Mov DX, 4000H
IN al, DX
The instruction transfers data byte from 16bit port address 4000H contained in
DX register to AL.
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Write Operation:
Example:
MOV AL, 10H
MOV DX, 4000H
OUT DX, al
The instruction transfers data byte 10H from register AL to 16bit port address
4000H contained in DX

More Related Content

What's hot

8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architectureprasadpawaskar
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086Nikhil Kumar
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorNikhil Kumar
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorVikas Gupta
 
8086 class notes-Y.N.M
8086 class notes-Y.N.M8086 class notes-Y.N.M
8086 class notes-Y.N.MDr.YNM
 
8086 module 1 & 2 work
8086 module 1 & 2   work8086 module 1 & 2   work
8086 module 1 & 2 workSuhail Km
 
8086 in minimum mode
8086 in minimum mode8086 in minimum mode
8086 in minimum modeSridari Iyer
 
8086 Microprocessor(Visit Munnuz Co Cc)
8086 Microprocessor(Visit Munnuz Co Cc)8086 Microprocessor(Visit Munnuz Co Cc)
8086 Microprocessor(Visit Munnuz Co Cc)muneer.k
 
8086 Microprocessor powerpoint
8086  Microprocessor  powerpoint8086  Microprocessor  powerpoint
8086 Microprocessor powerpointRandhir Kumar
 
8086-microprocessor
8086-microprocessor8086-microprocessor
8086-microprocessorjhcid
 
Pin digram of 8086
Pin digram of 8086Pin digram of 8086
Pin digram of 8086RJ
 
Signal descriptors of 8086
Signal descriptors of 8086Signal descriptors of 8086
Signal descriptors of 8086aviban
 
8086 microprocessor introduction
8086 microprocessor introduction8086 microprocessor introduction
8086 microprocessor introductionAakash Ugale
 
31. 8086 addressing modes
31. 8086 addressing modes31. 8086 addressing modes
31. 8086 addressing modessandip das
 

What's hot (19)

8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architecture
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
 
Microprocessor 8086
Microprocessor 8086Microprocessor 8086
Microprocessor 8086
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 Microprocessor
 
8086 architecture By Er. Swapnil Kaware
8086 architecture By Er. Swapnil Kaware8086 architecture By Er. Swapnil Kaware
8086 architecture By Er. Swapnil Kaware
 
Cs14 406 mod1
Cs14 406 mod1Cs14 406 mod1
Cs14 406 mod1
 
8086ppt
8086ppt8086ppt
8086ppt
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
 
8086 class notes-Y.N.M
8086 class notes-Y.N.M8086 class notes-Y.N.M
8086 class notes-Y.N.M
 
8086 module 1 & 2 work
8086 module 1 & 2   work8086 module 1 & 2   work
8086 module 1 & 2 work
 
8086 in minimum mode
8086 in minimum mode8086 in minimum mode
8086 in minimum mode
 
8086 Microprocessor(Visit Munnuz Co Cc)
8086 Microprocessor(Visit Munnuz Co Cc)8086 Microprocessor(Visit Munnuz Co Cc)
8086 Microprocessor(Visit Munnuz Co Cc)
 
8086 Microprocessor powerpoint
8086  Microprocessor  powerpoint8086  Microprocessor  powerpoint
8086 Microprocessor powerpoint
 
8086-microprocessor
8086-microprocessor8086-microprocessor
8086-microprocessor
 
8086 conti
8086 conti8086 conti
8086 conti
 
Pin digram of 8086
Pin digram of 8086Pin digram of 8086
Pin digram of 8086
 
Signal descriptors of 8086
Signal descriptors of 8086Signal descriptors of 8086
Signal descriptors of 8086
 
8086 microprocessor introduction
8086 microprocessor introduction8086 microprocessor introduction
8086 microprocessor introduction
 
31. 8086 addressing modes
31. 8086 addressing modes31. 8086 addressing modes
31. 8086 addressing modes
 

Viewers also liked

Problems encountered.
Problems encountered.Problems encountered.
Problems encountered.Kailum
 
Excel practica-10-laboratorio de quimica
Excel practica-10-laboratorio de quimicaExcel practica-10-laboratorio de quimica
Excel practica-10-laboratorio de quimicaAlviin Muped
 
Día D para la fed
Día D para la fedDía D para la fed
Día D para la fedIG España
 
Allium unifolium web show
Allium unifolium   web showAllium unifolium   web show
Allium unifolium web showcvadheim
 
프로토타이핑 테스트
프로토타이핑 테스트프로토타이핑 테스트
프로토타이핑 테스트YoonKab
 
TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT
TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT
TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT chris1870
 
CU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONES
CU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONESCU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONES
CU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONESlslyar
 
OVF, OVA, ovftool
OVF, OVA, ovftoolOVF, OVA, ovftool
OVF, OVA, ovftooltshiroyama
 

Viewers also liked (20)

Problems encountered.
Problems encountered.Problems encountered.
Problems encountered.
 
Robbins9 ppt17 leadership
Robbins9 ppt17 leadershipRobbins9 ppt17 leadership
Robbins9 ppt17 leadership
 
Robbins9 ppt16 motivation
Robbins9 ppt16 motivationRobbins9 ppt16 motivation
Robbins9 ppt16 motivation
 
Excel practica-10-laboratorio de quimica
Excel practica-10-laboratorio de quimicaExcel practica-10-laboratorio de quimica
Excel practica-10-laboratorio de quimica
 
Knock out
Knock outKnock out
Knock out
 
Happy2016_DS_2015
Happy2016_DS_2015Happy2016_DS_2015
Happy2016_DS_2015
 
Día D para la fed
Día D para la fedDía D para la fed
Día D para la fed
 
Positivismo
PositivismoPositivismo
Positivismo
 
Śniadanie Daje Moc
Śniadanie Daje MocŚniadanie Daje Moc
Śniadanie Daje Moc
 
Allium unifolium web show
Allium unifolium   web showAllium unifolium   web show
Allium unifolium web show
 
Robbins9 ppt18 controlling
Robbins9 ppt18 controllingRobbins9 ppt18 controlling
Robbins9 ppt18 controlling
 
프로토타이핑 테스트
프로토타이핑 테스트프로토타이핑 테스트
프로토타이핑 테스트
 
Resume
ResumeResume
Resume
 
TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT
TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT
TAGORE LANE B1 TAG.A FREEHOLD LIFESTYLE INDUSTRIAL PROJECT
 
Robbins9 ppt15 teams
Robbins9 ppt15 teamsRobbins9 ppt15 teams
Robbins9 ppt15 teams
 
LA CONTABILIDAD
LA CONTABILIDADLA CONTABILIDAD
LA CONTABILIDAD
 
CU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONES
CU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONESCU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONES
CU3CM60-ARREOLA R LESLY-LINEA DE TIEMPO DE GENERACIONES
 
Richards R - R08 Certificate - 22.12.15
Richards R - R08 Certificate - 22.12.15Richards R - R08 Certificate - 22.12.15
Richards R - R08 Certificate - 22.12.15
 
OVF, OVA, ovftool
OVF, OVA, ovftoolOVF, OVA, ovftool
OVF, OVA, ovftool
 
kz3dart_2015
kz3dart_2015kz3dart_2015
kz3dart_2015
 

Similar to 8086 lectures

Microprocessor.pdf
Microprocessor.pdfMicroprocessor.pdf
Microprocessor.pdfpradipsaha77
 
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptxLecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptxVikasMahor3
 
8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd year8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd yearBharghavteja1
 
8086 Micro-processor and MDA 8086 Trainer Kit
8086 Micro-processor and MDA 8086 Trainer Kit8086 Micro-processor and MDA 8086 Trainer Kit
8086 Micro-processor and MDA 8086 Trainer KitAmit Kumer Podder
 
Introduction of 8086 micro processor .
Introduction of 8086 micro processor .Introduction of 8086 micro processor .
Introduction of 8086 micro processor .Siraj Ahmed
 
Students corner131
Students corner131Students corner131
Students corner131Satti286
 
02 Addressing Modes.pptx
02 Addressing Modes.pptx02 Addressing Modes.pptx
02 Addressing Modes.pptxssuser586772
 
Memory sementation sem
Memory sementation semMemory sementation sem
Memory sementation semVishal Jangid
 
physical_address segmentation.pdf
physical_address segmentation.pdfphysical_address segmentation.pdf
physical_address segmentation.pdfSwapnil511014
 
3 organization of intel 8086
3 organization of intel 80863 organization of intel 8086
3 organization of intel 8086ELIMENG
 
Introduction to 8086 Microprocessors.ppt
Introduction to 8086 Microprocessors.pptIntroduction to 8086 Microprocessors.ppt
Introduction to 8086 Microprocessors.pptSasiBhushan22
 
Computer Engineering II Year.pdf
Computer Engineering II Year.pdfComputer Engineering II Year.pdf
Computer Engineering II Year.pdfChandraSekhar167698
 
26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architectureSaurabh Jain
 

Similar to 8086 lectures (20)

Microprocessor.pdf
Microprocessor.pdfMicroprocessor.pdf
Microprocessor.pdf
 
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptxLecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
 
8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd year8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd year
 
8086 Micro-processor and MDA 8086 Trainer Kit
8086 Micro-processor and MDA 8086 Trainer Kit8086 Micro-processor and MDA 8086 Trainer Kit
8086 Micro-processor and MDA 8086 Trainer Kit
 
Introduction of 8086 micro processor .
Introduction of 8086 micro processor .Introduction of 8086 micro processor .
Introduction of 8086 micro processor .
 
Lect 5
Lect 5Lect 5
Lect 5
 
8086
8086 8086
8086
 
Chapter 1 archietecture of 8086
Chapter 1 archietecture of 8086Chapter 1 archietecture of 8086
Chapter 1 archietecture of 8086
 
Students corner131
Students corner131Students corner131
Students corner131
 
02 Addressing Modes.pptx
02 Addressing Modes.pptx02 Addressing Modes.pptx
02 Addressing Modes.pptx
 
Memory sementation sem
Memory sementation semMemory sementation sem
Memory sementation sem
 
physical_address segmentation.pdf
physical_address segmentation.pdfphysical_address segmentation.pdf
physical_address segmentation.pdf
 
8086
80868086
8086
 
Mpmc
MpmcMpmc
Mpmc
 
3 organization of intel 8086
3 organization of intel 80863 organization of intel 8086
3 organization of intel 8086
 
8086 Microprocessor
8086  Microprocessor8086  Microprocessor
8086 Microprocessor
 
Introduction to 8086 Microprocessors.ppt
Introduction to 8086 Microprocessors.pptIntroduction to 8086 Microprocessors.ppt
Introduction to 8086 Microprocessors.ppt
 
Computer Engineering II Year.pdf
Computer Engineering II Year.pdfComputer Engineering II Year.pdf
Computer Engineering II Year.pdf
 
26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture26677766 8086-microprocessor-architecture
26677766 8086-microprocessor-architecture
 
8086 Introduction
8086 Introduction8086 Introduction
8086 Introduction
 

8086 lectures

  • 1. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST 16Bit Microprocessor : 8086 Features of 8086 - 8086 is a 16bit processor. It’s ALU, internal registers works with 16bit binary word - 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time - 8086 has a 20bit address bus which means, it can address upto 220 = 1MB memory location - Frequency range of 8086 is 6-10 MHz Data Read/Write process from /To Memory Word Read - Each of 1 MB memory address of 8086 represents a byte wide location - 16bit words will be stored in two consecutive Memory location - If first byte of the data is stored at an even address , 8086 can read the entire word in one operation. o For example if the 16 bit data is stored at even address 00520H is 2607 MOV BX, [00520] 8086 reads the first byte and stores the data in BL and reads the 2nd byte and stores the data in BH BL (00520) BH (00521) - If the first byte of the data is stored at an ODD address, 8086 needs two operation to read the 16 bit data o For example if the 16 bit data is stored at even address 00521H is F520 MOV BX, [00521] In first operation , 8086 reads the 16 bit data from the 00520 location and stores the data of 00521 location in register BL and discards the data of 00520 location
  • 2. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST In 2nd operation, 8086 reads the 16 bit data from the 00522 location and stores the data of 00522 location in register BH and discards the data of 00523 location BL (00521) BH (00522) Byte Read: MOV BH, [Addr] For Even Address: Ex: MOV BH, [ 00520] 8086 reads the first byte from 00520 location and stores the data in BH and reads the 2nd byte from the 00521 location and ignores it BH [ 00520] For Odd Address MOV BH, [Addr] Ex: MOV BH, [ 00521] 8086 reads the first byte from 00520 location and ignores it and reads the 2nd byte from the 00521 location and stores the data in BH BH [ 00521]
  • 3. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Registers of 8086
  • 4. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Important 8086 Pin Diagram/Description AD15±AD0 ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address and data bus. ALE Address Latch Enable. A HIGH on this line causes the lower order 16bit address bus to be latched that stores the addresses and then, the lower order 16bit of the address bus can be used as data bus. READY READY is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. INTR INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH. INTA Interrupt Acknowledge from the MP
  • 5. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST NMI NON-MASKABLE INTERRUPT: an edge triggered input which causes an interrupt request to the MP. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution MN/MX MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections. M/IO : Differentiate between the Memory and I/O operation. A LOW on this pin indicated I/O operation and a HIGH indicated a Memory Operation HOLD : The 8086 has a pin called HOLD. This pin is used by external devices to gain control of the busses. HLDA : When the HOLD signal is activated by an external device, the 8086 stops executing instructions and stops using the busses. This would allow external devices to control the information on the 8086 MINIMUM AND MAXIMUM MODES of operation MN/MX • Minimum mode The 8086 processor works in a single processor environment. All control signals for memory and I/O are generated by the microprocessor. • Maximum mode is designed to be used when a coprocessor exists in the system. • 8086 works in a multiprocessor environment. Control signals for memory and I/O are generated by an external BUS Controller.
  • 6. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Data Transfer Between CPU and the Memory Memory Write: Byte Transfer: move BYTEPTR ds : [SI], 37H Word Transfer: move WORDPTR ds : [SI], 1237H Memory Read: Byte Transfer: move al, BYTEPTR ds : [SI] Transfers data from the physical memory address calculated using ds and [SI] to register AL ( Lower byte of AX Register) Word Transfer: move ax, WORDPTR ds : [SI] Transfers data from the physical memory address calculated using ds and [SI] to register AL ( Lower byte of AX Register) and the next byte from the next memory location calculated as ds:[SI +1] is transferred to AH ( Higher byte of AX Register) Memory operation through ax Register Write: MOV AX , 1234H MOV WORDPTR ds: [SI], ax Ds: 0000H SI: 0500H Physical Address: 00000+0500= 00500 H The instruction transfers 34 00500H 12 00501H Read: MOV ax, WORDPTR ds: [SI] Ds: 0000H SI: 0500H Physical Address: 00000+0500= 00500 H
  • 7. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST The instruction transfers AL (00500) AH (00501) Data Transfer Between CPU and the Port Port addresses in 8086 are assigned either 8bit port address or 16 bit address For a Port with 8bit port address: Read Operation: IN Padr where Padr is the 8bit Port address Ex: IN 20H The instruction transfers data byte from the 8bit port address 20H to register AL Write Operation: OUT Padr where Padr is the 8bit Port address Ex: OUT 20H The instruction transfers data byte from AL to the 8bit port address 20H . For a Port with 16bit port address: DX register is used to hold the Port address Read Operation: Example: Mov DX, 4000H IN al, DX The instruction transfers data byte from 16bit port address 4000H contained in DX register to AL.
  • 8. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Write Operation: Example: MOV AL, 10H MOV DX, 4000H OUT DX, al The instruction transfers data byte 10H from register AL to 16bit port address 4000H contained in DX