SlideShare a Scribd company logo
1 of 22
Download to read offline
R. K. Karangiya
rekhakarangiya.it@charusat.ac.in
IT343 - Operating System
Multilevel Paging and
Segmentation
Unit 7: Memory Management 2
Multilevel Paging
 For 32-bit machine with 4kb pages we need:
• 1M page table entries (32 bits – 12 bits for page offset = 20
bits, 220 =1M)
• Each PTE is about 4 bytes
• Total 4MB for each program
 Each program needs its own page table
• If we have 100 programs running, we need 400MB of page
table
 And here is the tough part
• We can’t swap the page tables out to disk.
• If the page table is not in RAM, we have no way to access it to
find it!
 How can we fix this?
Unit 7: Memory Management 3
Multilevel Page table
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
----------
First Level
4KB Page (1024 PTEs)
Second Level
4KB Each (1024 PTEs)
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
----------
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
----------
Disk
0x0009
0x0007
0x0009
0x00AF
0x00f6
----------
Unit 7: Memory Management 4
Multilevel Page table
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
----------
First Level
4KB Page (1024 PTEs)
Main Memory
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
--------
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
--------
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
--------
2nd level page tables can
be paged out to disk
because we can find them
via the first level table.
Disk
0x0003
0x0004
0x0006
0x00AA
0x00f6
----------
Now as long as the 1st level page
table is always in memory we
can find the others and page
them to disk like any other
memory.
Unit 7: Memory Management 5
Single-level table Multilevel Page table
P d
4 B 4 B
Page Table
0
1
2
.
.
15
P1 P2 d
2 B 2 B 4 B
Outer Table
0
1
2
3
Inner Table
0
1
2
3
Inner Table
0
1
2
3
Inner Table
0
1
2
3
Inner Table
0
1
2
3
Unit 7: Memory Management 6
GATE Questions
1. Consider a virtual memory system with physical memory of 8GB,
a page size of 8KB and 46 bit virtual address. Assume every page
table exactly fits into a single page. If page table entry size is 4B
then how many levels of page tables would be required.
Page size = 8KB = 213 B
Virtual address space size = 246 B
PTE = 4B = 22 B
Number of pages or number of entries in page table,
= (virtual address space size) / (page size)
= 246 B/213 B
= 233
Unit 7: Memory Management 7
GATE Questions Continue
 Size of page table,
 To create one more level,
Size of page table > page size
Number of page tables in last level,
= 235 B / 213 B = 222
Size of page table [second last level]
= 222*22B = 224B
= (number of entries in page table)*(size of PTE)
= 233*22 B = 235 B
Unit 7: Memory Management 8
GATE Questions Continue
 To create one more level,
 Base address of these tables are stored in page table [third last
level]
Size of page table [third last level]
= 211*22 B
= 213 B = page size
Size of page table [second last level] > page size
Number of page tables in second last level
= 224 B/213 B = 211
Unit 7: Memory Management 9
GATE Questions
2. A computer has a 32-bit virtual address space and 4K-byte pages.
A page table entry takes 4 bytes. A multi-level page table is used
because each table must be contained within a page. How many
levels are required?
Logical Address bit=32,
Number of page will be= 2^32/4K = 2^32/2^12 = 2^20
Pages we have entry size of page table= 4 Byte ,
Number of Entry in 1 Page will be= 2^12/2^2=2^10,
bit To represent one Entry=Log(1024)=10bit,
and bit for Page is= 20bit
Therefore Number of Level =20/10=>2 Level Page Table
Unit 7: Memory Management 10
GATE Questions
3. A computer has a 44-bit virtual address space and 16K-byte
pages. A page table entry takes 16 bytes. A multi-level page table
is used because each table must be contained within a page. How
many levels are required?
Logical Address bit=44,
Number of page will be= 2^44/16K = 2^44/2^14 = 2^30
Pages we have entry size of page table= 16 Byte ,
Number of Entry in 1 Page will be= 2^14/2^4=2^10,
bit To represent one Entry=Log(1024)=10bit,
and bit for Page is= 30bit
Therefore Number of Level =30/10=>3 Level Page Table
Unit 7: Memory Management 11
GATE Questions
4. With multi-level page tables, what is the smallest amount of page
table data we need to keep in memory for each 32-bit program?
 If we have 100 programs in memory then, how much memory
needed for page tables?
• 800KB
4KB+4KB
We always need first level page table so we can find second level page
table.
But, the first level page table only helps us to find other page tables. It
isn’t enough by itself to translate any program address. So We need at
least one second level page table to actually translate memory address.
Unit 7: Memory Management 12
GATE Questions
5. A computer has a 64-bit virtual address space and 2K-byte pages.
A page table entry takes 4 bytes. A multi-level page table is used
because each table must be contained within a page. How many
levels are required?
Logical Address bit=64,
Number of page will be= 2^64/2K = 2^64/2^11 = 2^53
Pages we have entry sine of page table= 4 Byte ,
Number of Entry in 1 Page will be= 2048/4=>512,
bit To represent one Entry=Log(512)=9bit,
and bit for Page is= 53bit
Therefore Number of Level =53/9=>6 Level Page Table
Unit 7: Memory Management 13
Segmentation
Global
Var
main()
{
…….
…....
}
proc1()
{
…….
…….
}
proc2()
{
…….
…….
}
Local Var
proc1
Local Var
proc2
Page0
Page1
Page2
Page3
Logical Address Space
Unit 7: Memory Management 14
Segmentation
Global
Var
main()
{
…….
…....
}
proc1()
{
…….
…….
}
proc2()
{
…….
…….
}
Local Var
proc1
Local Var
proc2
Logical Address Space
Segment0
Segment2
Segment1
Physical Memory
Segment1
Segment2
Segment0
…….
…….
…….
…….
100
300
500
900
1000
1100
Unit 7: Memory Management 15
Segmentation
Segment 1
Segment 2
Segment 0
Segment N
Physical Memory
300
……
400
……
100
……
SN Base
Address
Limit
0 1000 100
1 500 400
2 100 300
N NM X
Unit 7: Memory Management 16
Translating Logical Address into Physical Address
CPU SN Offset
Segment0
Segment2
Segment1
Main Memory
Error
Logical Address
SN Limit BA
0 100 1000
1 400 500
2 300 100
N X NM
d<Limit ⊕
Segment Table
Yes
No
Physical Address
Unit 7: Memory Management 17
Segmented Paging
Segment 1
Segment 2
Segment 0
Segment N
Physical Memory
100
200
300
……
500
600
700
800
……
1000
……
SN Base
Address
Limit
0 1000 100
1 500 400
2 100 300
N NM X
Unit 7: Memory Management 18
Segmented Paging
LAS
Segment0
Segment2
Segment1
Page0
Page1
Page0
Page1
Page2
Page0
Page1
Page2
Page3
Page4
Page5
PAS
Page1
Page1
Page0
Page0
Page2
Frame1
Frame2
Frame15
Frame150
Frame20
PN FN
0 15
1 2
PN FN
0 150
1 1
2 20
PN FN
0 15
1 7
2 25
3 100
4 23
5 101
SN FN
0 10
1 30
2 90
Unit 7: Memory Management 19
Translating Logical Address into Physical Address
CPU SN PN Offset
SN FN
0 10
1 30
2 90
PN FN
0 150
1 1
2 20
⊕
FN Offset
Page0
Page2
Page1
Main Memory
Segment Table Page Table
Logical Address Physical Address
Unit 7: Memory Management 20
GATE Question
7. Consider the following segment table in segmentation scheme:
 What happens if the logical address requested is -Segment Id 2 and
offset 1000?
1. Fetches the entry at the physical address 2527 for segment Id2
2. A trap is generated
3. Deadlock
4. Fetches the entry at offset 27 in Segment Id 3
Segment ID Base Limit
0 200 200
1 500 12510
2 1527 498
3 2500 50
Unit 7: Memory Management 21
References
 https://www.youtube.com/watch?v=59rEMnKWoS4
 https://www.geeksforgeeks.org/multilevel-paging-in-operating-
system/
 Study Material Prepared by Darshan Institute of Engineering and
Technology.
Unit 7: Memory Management 22
Thank You

More Related Content

Similar to Memory Management

Week-13-Memory Managementggvgjjjbbbb.ppt
Week-13-Memory Managementggvgjjjbbbb.pptWeek-13-Memory Managementggvgjjjbbbb.ppt
Week-13-Memory Managementggvgjjjbbbb.ppt
TanyaSharma662971
 

Similar to Memory Management (20)

S09mid2sol
S09mid2solS09mid2sol
S09mid2sol
 
Advance computer architecture
Advance computer architectureAdvance computer architecture
Advance computer architecture
 
Csc4320 chapter 8 2
Csc4320 chapter 8 2Csc4320 chapter 8 2
Csc4320 chapter 8 2
 
Unix Memory Management - Operating Systems
Unix Memory Management - Operating SystemsUnix Memory Management - Operating Systems
Unix Memory Management - Operating Systems
 
Cache recap
Cache recapCache recap
Cache recap
 
Cache recap
Cache recapCache recap
Cache recap
 
Cache recap
Cache recapCache recap
Cache recap
 
Cache recap
Cache recapCache recap
Cache recap
 
Cache recap
Cache recapCache recap
Cache recap
 
Cache recap
Cache recapCache recap
Cache recap
 
Cache recap
Cache recapCache recap
Cache recap
 
Paging & segmentation; advantages and disadvantage
Paging & segmentation; advantages and disadvantagePaging & segmentation; advantages and disadvantage
Paging & segmentation; advantages and disadvantage
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
Linux Kernel Booting Process (2) - For NLKB
Linux Kernel Booting Process (2) - For NLKBLinux Kernel Booting Process (2) - For NLKB
Linux Kernel Booting Process (2) - For NLKB
 
PAI Unit 3 Paging in 80386 Microporcessor
PAI Unit 3 Paging in 80386 MicroporcessorPAI Unit 3 Paging in 80386 Microporcessor
PAI Unit 3 Paging in 80386 Microporcessor
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Memory Management Strategies - III.pdf
Memory Management Strategies - III.pdfMemory Management Strategies - III.pdf
Memory Management Strategies - III.pdf
 
OS-01 Virtual Memory.pptx
OS-01 Virtual Memory.pptxOS-01 Virtual Memory.pptx
OS-01 Virtual Memory.pptx
 
Week-13-Memory Managementggvgjjjbbbb.ppt
Week-13-Memory Managementggvgjjjbbbb.pptWeek-13-Memory Managementggvgjjjbbbb.ppt
Week-13-Memory Managementggvgjjjbbbb.ppt
 
Operating System- Multilevel Paging, Inverted Page Table
Operating System- Multilevel Paging, Inverted Page TableOperating System- Multilevel Paging, Inverted Page Table
Operating System- Multilevel Paging, Inverted Page Table
 

Recently uploaded

01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...
01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...
01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...
AshwaniAnuragi1
 
一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书
一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书
一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书
c3384a92eb32
 

Recently uploaded (20)

Geometric constructions Engineering Drawing.pdf
Geometric constructions Engineering Drawing.pdfGeometric constructions Engineering Drawing.pdf
Geometric constructions Engineering Drawing.pdf
 
DBMS-Report on Student management system.pptx
DBMS-Report on Student management system.pptxDBMS-Report on Student management system.pptx
DBMS-Report on Student management system.pptx
 
01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...
01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...
01-vogelsanger-stanag-4178-ed-2-the-new-nato-standard-for-nitrocellulose-test...
 
一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书
一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书
一比一原版(Griffith毕业证书)格里菲斯大学毕业证成绩单学位证书
 
engineering chemistry power point presentation
engineering chemistry  power point presentationengineering chemistry  power point presentation
engineering chemistry power point presentation
 
Passive Air Cooling System and Solar Water Heater.ppt
Passive Air Cooling System and Solar Water Heater.pptPassive Air Cooling System and Solar Water Heater.ppt
Passive Air Cooling System and Solar Water Heater.ppt
 
5G and 6G refer to generations of mobile network technology, each representin...
5G and 6G refer to generations of mobile network technology, each representin...5G and 6G refer to generations of mobile network technology, each representin...
5G and 6G refer to generations of mobile network technology, each representin...
 
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptxSLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
 
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdflitvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
 
Raashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashid final report on Embedded Systems
Raashid final report on Embedded Systems
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
 
Databricks Generative AI FoundationCertified.pdf
Databricks Generative AI FoundationCertified.pdfDatabricks Generative AI FoundationCertified.pdf
Databricks Generative AI FoundationCertified.pdf
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)
 
Signal Processing and Linear System Analysis
Signal Processing and Linear System AnalysisSignal Processing and Linear System Analysis
Signal Processing and Linear System Analysis
 
Basics of Relay for Engineering Students
Basics of Relay for Engineering StudentsBasics of Relay for Engineering Students
Basics of Relay for Engineering Students
 
handbook on reinforce concrete and detailing
handbook on reinforce concrete and detailinghandbook on reinforce concrete and detailing
handbook on reinforce concrete and detailing
 
analog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxanalog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptx
 
Worksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptxWorksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptx
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
 
Maximizing Incident Investigation Efficacy in Oil & Gas: Techniques and Tools
Maximizing Incident Investigation Efficacy in Oil & Gas: Techniques and ToolsMaximizing Incident Investigation Efficacy in Oil & Gas: Techniques and Tools
Maximizing Incident Investigation Efficacy in Oil & Gas: Techniques and Tools
 

Memory Management

  • 1. R. K. Karangiya rekhakarangiya.it@charusat.ac.in IT343 - Operating System Multilevel Paging and Segmentation
  • 2. Unit 7: Memory Management 2 Multilevel Paging  For 32-bit machine with 4kb pages we need: • 1M page table entries (32 bits – 12 bits for page offset = 20 bits, 220 =1M) • Each PTE is about 4 bytes • Total 4MB for each program  Each program needs its own page table • If we have 100 programs running, we need 400MB of page table  And here is the tough part • We can’t swap the page tables out to disk. • If the page table is not in RAM, we have no way to access it to find it!  How can we fix this?
  • 3. Unit 7: Memory Management 3 Multilevel Page table Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 ---------- First Level 4KB Page (1024 PTEs) Second Level 4KB Each (1024 PTEs) Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 ---------- Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 ---------- Disk 0x0009 0x0007 0x0009 0x00AF 0x00f6 ----------
  • 4. Unit 7: Memory Management 4 Multilevel Page table Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 ---------- First Level 4KB Page (1024 PTEs) Main Memory Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 -------- Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 -------- Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 -------- 2nd level page tables can be paged out to disk because we can find them via the first level table. Disk 0x0003 0x0004 0x0006 0x00AA 0x00f6 ---------- Now as long as the 1st level page table is always in memory we can find the others and page them to disk like any other memory.
  • 5. Unit 7: Memory Management 5 Single-level table Multilevel Page table P d 4 B 4 B Page Table 0 1 2 . . 15 P1 P2 d 2 B 2 B 4 B Outer Table 0 1 2 3 Inner Table 0 1 2 3 Inner Table 0 1 2 3 Inner Table 0 1 2 3 Inner Table 0 1 2 3
  • 6. Unit 7: Memory Management 6 GATE Questions 1. Consider a virtual memory system with physical memory of 8GB, a page size of 8KB and 46 bit virtual address. Assume every page table exactly fits into a single page. If page table entry size is 4B then how many levels of page tables would be required. Page size = 8KB = 213 B Virtual address space size = 246 B PTE = 4B = 22 B Number of pages or number of entries in page table, = (virtual address space size) / (page size) = 246 B/213 B = 233
  • 7. Unit 7: Memory Management 7 GATE Questions Continue  Size of page table,  To create one more level, Size of page table > page size Number of page tables in last level, = 235 B / 213 B = 222 Size of page table [second last level] = 222*22B = 224B = (number of entries in page table)*(size of PTE) = 233*22 B = 235 B
  • 8. Unit 7: Memory Management 8 GATE Questions Continue  To create one more level,  Base address of these tables are stored in page table [third last level] Size of page table [third last level] = 211*22 B = 213 B = page size Size of page table [second last level] > page size Number of page tables in second last level = 224 B/213 B = 211
  • 9. Unit 7: Memory Management 9 GATE Questions 2. A computer has a 32-bit virtual address space and 4K-byte pages. A page table entry takes 4 bytes. A multi-level page table is used because each table must be contained within a page. How many levels are required? Logical Address bit=32, Number of page will be= 2^32/4K = 2^32/2^12 = 2^20 Pages we have entry size of page table= 4 Byte , Number of Entry in 1 Page will be= 2^12/2^2=2^10, bit To represent one Entry=Log(1024)=10bit, and bit for Page is= 20bit Therefore Number of Level =20/10=>2 Level Page Table
  • 10. Unit 7: Memory Management 10 GATE Questions 3. A computer has a 44-bit virtual address space and 16K-byte pages. A page table entry takes 16 bytes. A multi-level page table is used because each table must be contained within a page. How many levels are required? Logical Address bit=44, Number of page will be= 2^44/16K = 2^44/2^14 = 2^30 Pages we have entry size of page table= 16 Byte , Number of Entry in 1 Page will be= 2^14/2^4=2^10, bit To represent one Entry=Log(1024)=10bit, and bit for Page is= 30bit Therefore Number of Level =30/10=>3 Level Page Table
  • 11. Unit 7: Memory Management 11 GATE Questions 4. With multi-level page tables, what is the smallest amount of page table data we need to keep in memory for each 32-bit program?  If we have 100 programs in memory then, how much memory needed for page tables? • 800KB 4KB+4KB We always need first level page table so we can find second level page table. But, the first level page table only helps us to find other page tables. It isn’t enough by itself to translate any program address. So We need at least one second level page table to actually translate memory address.
  • 12. Unit 7: Memory Management 12 GATE Questions 5. A computer has a 64-bit virtual address space and 2K-byte pages. A page table entry takes 4 bytes. A multi-level page table is used because each table must be contained within a page. How many levels are required? Logical Address bit=64, Number of page will be= 2^64/2K = 2^64/2^11 = 2^53 Pages we have entry sine of page table= 4 Byte , Number of Entry in 1 Page will be= 2048/4=>512, bit To represent one Entry=Log(512)=9bit, and bit for Page is= 53bit Therefore Number of Level =53/9=>6 Level Page Table
  • 13. Unit 7: Memory Management 13 Segmentation Global Var main() { ……. ….... } proc1() { ……. ……. } proc2() { ……. ……. } Local Var proc1 Local Var proc2 Page0 Page1 Page2 Page3 Logical Address Space
  • 14. Unit 7: Memory Management 14 Segmentation Global Var main() { ……. ….... } proc1() { ……. ……. } proc2() { ……. ……. } Local Var proc1 Local Var proc2 Logical Address Space Segment0 Segment2 Segment1 Physical Memory Segment1 Segment2 Segment0 ……. ……. ……. ……. 100 300 500 900 1000 1100
  • 15. Unit 7: Memory Management 15 Segmentation Segment 1 Segment 2 Segment 0 Segment N Physical Memory 300 …… 400 …… 100 …… SN Base Address Limit 0 1000 100 1 500 400 2 100 300 N NM X
  • 16. Unit 7: Memory Management 16 Translating Logical Address into Physical Address CPU SN Offset Segment0 Segment2 Segment1 Main Memory Error Logical Address SN Limit BA 0 100 1000 1 400 500 2 300 100 N X NM d<Limit ⊕ Segment Table Yes No Physical Address
  • 17. Unit 7: Memory Management 17 Segmented Paging Segment 1 Segment 2 Segment 0 Segment N Physical Memory 100 200 300 …… 500 600 700 800 …… 1000 …… SN Base Address Limit 0 1000 100 1 500 400 2 100 300 N NM X
  • 18. Unit 7: Memory Management 18 Segmented Paging LAS Segment0 Segment2 Segment1 Page0 Page1 Page0 Page1 Page2 Page0 Page1 Page2 Page3 Page4 Page5 PAS Page1 Page1 Page0 Page0 Page2 Frame1 Frame2 Frame15 Frame150 Frame20 PN FN 0 15 1 2 PN FN 0 150 1 1 2 20 PN FN 0 15 1 7 2 25 3 100 4 23 5 101 SN FN 0 10 1 30 2 90
  • 19. Unit 7: Memory Management 19 Translating Logical Address into Physical Address CPU SN PN Offset SN FN 0 10 1 30 2 90 PN FN 0 150 1 1 2 20 ⊕ FN Offset Page0 Page2 Page1 Main Memory Segment Table Page Table Logical Address Physical Address
  • 20. Unit 7: Memory Management 20 GATE Question 7. Consider the following segment table in segmentation scheme:  What happens if the logical address requested is -Segment Id 2 and offset 1000? 1. Fetches the entry at the physical address 2527 for segment Id2 2. A trap is generated 3. Deadlock 4. Fetches the entry at offset 27 in Segment Id 3 Segment ID Base Limit 0 200 200 1 500 12510 2 1527 498 3 2500 50
  • 21. Unit 7: Memory Management 21 References  https://www.youtube.com/watch?v=59rEMnKWoS4  https://www.geeksforgeeks.org/multilevel-paging-in-operating- system/  Study Material Prepared by Darshan Institute of Engineering and Technology.
  • 22. Unit 7: Memory Management 22 Thank You