2024: Domino Containers - The Next Step. News from the Domino Container commu...
Lenovo 3000 g550 (la 5082 p kiwa7a8) laptop schematics
1. A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cover Sheet
B
1 53Wednesday, March 18, 2009
2008/03/25 2008/04/
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cover Sheet
B
1 53Wednesday, March 18, 2009
2008/03/25 2008/04/
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cover Sheet
B
1 53Wednesday, March 18, 2009
2008/03/25 2008/04/
Compal Electronics, Inc.
REV:0.4
Schematics Document
Mobile Penryn uFCPGA with Intel
Cantiga_GM/PM+ICH9-M core logic
KIWA7/A8
2. A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.4
MB Block Diagram
Custom
2 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.4
MB Block Diagram
Custom
2 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.4
MB Block Diagram
Custom
2 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
File Name :
Compal confidential
USB conn X2
BlueTooth Conn
CMOS Camera
CX20561
Audio Codec
AMP&Audio Jack
MMC/MS/MS-Pro
LPC BUS
USB 2.0 BUS
CRT & TV OUT
AZALIA
3.3V / 33 MHz
RJ45 CONN
Int.KBD
ENE KB926
Touch Pad BIOS
BANK 0, 1, 2, 3
DDR3-SO-DIMM X2
DDR3 -800
Dual Channel
12*USB2.0
Card Reader
RTS 5159
Card reader(XD/SD
LVDS
Connector
EC
LVDS I/F
page26
page25
page32
page33
page38
page38
page37
page39
page40
page39
page41
page41
page41
page35
page36
page 14,15
ICS9LPRS387AKLFT
Clock Gen.
page23
page5,6,7
page27,28,29,30
page 8,9,10,11,12,13
Mobile Penryn
uFCPGA-478 CPU
FSB
667/800/1066MHz
H_A#(3..35)
H_D#(0..63)
PCBGA 1329
Intel Cantiga GMCH
DMI
mBGA-676
Intel ICH9-M
C-Line
page34
page34
SATA HDD
Connector
SATA CDROM
Connector
6*PCI-E BUS
page31
PCI Express Mini
card Slot
CAP SENSE LEDs BoardPOWER Board
HD SD)
PCI-E X16
4*SATA serial
PCI-EHDMI Parade 8101T
page24
DDR3-1066
KIWAX_LA-5081P
BCM5906
10/100/LAN
SLG8SP556VTR
page21,22
page16,17,18,19,20
CONN
page24
New Card
page40
USB board
VRAM
64*16
DDRII
NV10M-GS
40nm
Key component
Manufacturer
Compal P/N
R1 Desc
Northbridge
Intel / Cantiga PM45
SA00002JJM0
S IC AC82PM45 QV11 A1 FCBGA 1329 PM C38
Intel / Cantiga GM 45
SA00002JTD0
S IC AC82GM45 SLB94 B3 FCBGA1329 GM C38!
SouthBridge
Intel / ICH9M
SA00002JH90
S IC AF82801IBM SLB8Q A3 676P ICH9M C38! (MP)
VGA Chip
Nvidia / N10M
SA00002V810
S IC N10M-GE1-S-U2(H) BGA 533P C38
VRAM
DDR2/512MB
SA00002MF00 (14")
S IC D2 64M16/500 HYB18T1G161C2F-20
SA00002UH00 (15.6")
S IC D2 64M16/500 H5PS1G63EFR-20L FBGA84
ZZZ
15W_PCB_LA5082P
ZZZ
15W_PCB_LA5082P
3. A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
MB Notes List
B
3 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
MB Notes List
B
3 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
MB Notes List
B
3 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
SERIAL
SENSOR
(CPU)
EC_SMB_CK2
SOURCE
KB926
HDMI BATTEEPROM
THERMAL
SMBUS, SPI and I2C Control Table
ICH_SMBCLK
ICH_SMBDAT ICH9
EC_SMB_DA2
EC_SMB_CK1
EC_SMB_DA1
KB926
LVDS_SCL
Cantiga
LVDS
X
X
X
X
X
X
X
X
X
X
X
X
X X
X
X
X
X
X
X
X
V
O
O
X
+0.75V
S3
+3VS
X
X
+3VALW
+5VS
S1
O
+CPU_CORE
OO
OO
X
X X
+VCCP
power
plane
O
O
O
O
O
X
S5 S4/ Battery only
X X X
+B
State
+1.5VS
+1.5V
S5 S4/AC & Battery
don't exist
S5 S4/AC
+5VALW
S0
O
O
+VGA_CORE
+1.8VS
DDR3 Voltage Rails
SENSOR
(VGA)
THERMAL
X
X
CRT
NEW
CARD
CLK
GEN
Mini
CARD1
CAP
sensor
Mini
CARD2
HDCP
X
X
X
V V
X
V
V V
V
VVX
X X
X
X X
X X X X
LVDS_SDA
Cantiga
GMCH_CRT_CLK
GMCH_CRT_DAT
X X X X
VX X X X X X X X X X X X
Cantiga
HDMICLK_NB
HDMIDAT_NB
V X X X X X X X X X X X X
VGA_DDCCLK
VGA_DDCDATA VGA
V
VGA_LVDS_SCL
VGA VVGA_LVDS_DAT
VGA_HDMI_SCL
VGA_HDMI_DAT
V
HDCP_SMB_CK1
HDCP_SMB_DA1 V
FSEL#SPICS#_SB
FRD#SPI_SO_SB
SPI_CLK_SB
FWR#SPI_SI_SB
FSEL#SPICS#
ICH9
KB926
FRD#SPI_SO
SPI_CLK
FWR#SPI_SI
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X X X X X X X X X X
X X X X X X X X X X
XVGA
VGA
X
X X
X X X X X X X X X
X
X
X
X X X X X X X
X X X X X X X
XXXXXXX
X
XX
V
X
4. A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.4
VGA Notes List
B
4 53Wednesday, March 18, 2009
2008/03/24 2008/04/
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.4
VGA Notes List
B
4 53Wednesday, March 18, 2009
2008/03/24 2008/04/
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.4
VGA Notes List
B
4 53Wednesday, March 18, 2009
2008/03/24 2008/04/
Compal Electronics, Inc.
FBVDD/Q
IFPA_IOVDD
IFPB_IOVDD
IFPAB_PLLVDD
IFPCD_PLLVDD
IFPEF_PLLVDD
TOTAL
1.8
1.8
1.8
1.8
1.8
1.8
1.8
2.24A
50mA
50mA
100mA
160mA
160mA
2.17A
1.65A 2.24A 1.75A
2.76A 2.575A 2.085A
DACA_VDD
DACB_VDD
DACC_VDD
MIOA_VDDQ
MIOB_VDDQ
VDD33
TOTAL 3.3 0.445A
3.3
3.3
3.3
3.3
3.3
3.3
110mA
125mA
110mA
10mA
10mA
80mA
EDP at Tj = 97C*
0.445A
110mA
125mA
110mA
10mA
10mA
80mA
50mA
50mA
75mA
80mA
80mA
180mA
10mA
25mA
30mA
65mA
1550mA
2.435A
25mA
10mA
+1.1VS (for 55nm)
O
O
X
S3
+3VS
X
X
S1
O
OO
OO
X
X X
power
plane
O
O
O
O
O
X
S5 S4/ Battery only
X X X
State
+1.8VS
S5 S4/AC & Battery
don't exist
S5 S4/AC
S0
O
O
+VGA_CORE
VGA and DDR2 Voltage Rails (N10M)
PEX_VDD can ramp up any time
PEX_VDD
VDD33
NVVDD
The ramp time for any rail must be more than 40us
(1.8VS)
Power Supply Rail
(V)
NVVDD Variable
NB9M-GS
GDDR3 DDR2
11.22A 10.87A
N10M-GE1-S
GDDR3 DDR2
13.56A 13.47A
FB_DLLAVDD 1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
1.1
FB_PLLAVDD
IFPC_IOVDD
IFPE_IOVDD
IFPF_IOVDD
PEX_IOVDD/Q
PEX_PLLVDD
PLLVDD
SP_PLLVDD
VID_PLLVDD
TOTAL
25mA
10mA
385mA
385mA
1550mA
165mA
55mA
385mA
385mA
25mA
50mA
3.425A
IFPD_IOVDD
1.1
180mA
180mA
180mA
KIWA5/6 LA-5081P
(+3VS)
FBVDDQ
(+VGA_CORE)
(1.1VS or 1.05VS)
POWER SQUENCE
tNVVDD>=0
tFBVDDQ>=0
tNV-FB
+1.05VS (for 40nm)
5. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_A#10
H_A#3
H_A#11
H_A#13
H_A#7
H_A#9
H_A#16
H_A#12
H_A#6
H_A#8
H_A#15
H_A#5
H_A#14
H_A#4
H_ADSTB#0
H_REQ#1
H_REQ#2
H_REQ#4
H_REQ#3
H_REQ#0
H_A#32
H_A#34
H_A#35
H_A#33
H_A#18
H_A#30
H_A#27
H_A#17
H_A#26
H_A#21
H_A#20
H_A#25
H_A#29
H_A#24
H_A#28
H_A#19
H_A#23
H_A#22
H_A#31
H_ADSTB#1
H_STPCLK#
H_SMI#
H_IGNNE#
H_A20M#
H_NMI
H_FERR#
H_INTR
H_BNR#
H_ADS#
H_BPRI#
H_PROCHOT#
H_THERMTRIP#
CLK_CPU_BCLK#
CLK_CPU_BCLK
H_THERMDC
H_THERMDA
XDP_DBRESET#
XDP_TDI
XDP_TMS
XDP_TCK
XDP_TRST#
XDP_TDO
+VCC_FAN1
H_THERMDA
H_THERMDC
THERM#
EC_SMB_CK2
EC_SMB_DA2
H_DBSY#
H_DEFER#
H_DRDY#
H_BR0#
H_IERR#
H_INIT#
H_LOCK#
H_RESET#
H_RS#1
H_RS#2
H_RS#0
H_TRDY#
H_HIT#
XDP_TDI
XDP_BPM#2
XDP_BPM#3
XDP_TDO
XDP_BPM#4
XDP_BPM#5
XDP_TCK
XDP_TRST#
XDP_TMS
XDP_BPM#1
XDP_DBRESET#
XDP_BPM#0
H_HITM#
EN_FAN1
+VCC_FAN1
EN_FAN1_R
FAN_SPEED1(36)
H_ADSTB#0(8)
H_REQ#0(8)
H_REQ#2(8)
H_REQ#1(8)
H_REQ#4(8)
H_REQ#3(8)
H_ADSTB#1(8)
H_A20M#(27)
H_IGNNE#(27)
H_INTR(27)
H_FERR#(27)
H_SMI#(27)
H_STPCLK#(27)
H_NMI(27)
H_BNR# (8)
H_ADS# (8)
H_BPRI# (8)
CLK_CPU_BCLK (22)
CLK_CPU_BCLK# (22)
H_THERMTRIP# (8,27)
H_PROCHOT#
H_A#[3..16](8)
H_A#[17..35](8)
EC_SMB_CK2 (16,36)
EC_SMB_DA2 (16,36)
H_DRDY# (8)
H_DBSY# (8)
H_BR0# (8)
H_INIT# (27)
H_RESET# (8)
H_TRDY# (8)
H_HIT# (8)
XDP_DBRESET# (28)
H_HITM# (8)
H_RS#0 (8)
H_RS#1 (8)
H_RS#2 (8)
H_LOCK# (8)
H_DEFER# (8)
EN_FAN1(36)
+5VS
+3VS
+5VS
+VCCP
+3VS
+VCCP
+3VS
+3VS
+3VS
+VCCP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (1/3)
B
5 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (1/3)
B
5 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (1/3)
B
5 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
RSVD pins on the CPU
should be left as NO
CONNECT
40mil
FAN1 Conn
XDP Reserve
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil
2200p change to
1000p for ADT7421
Address:100_1100
FAN solution RC (R=1Kohm,C=0.1uF)
G990 SA00002GW00
APL5605 SA00001Z900
RT9027 SA000022J00
EMC1402 SA00001Z700
ADT7421ARMZ SA00001UN00
ADDRGROUP_0ADDRGROUP_1
CONTROL
XDP/ITPSIGNALS
H CLK
THERMAL
RESERVED
ICH
JCPUA
Penryn
CONN@
ADDRGROUP_0ADDRGROUP_1
CONTROL
XDP/ITPSIGNALS
H CLK
THERMAL
RESERVED
ICH
JCPUA
Penryn
CONN@
A[10]#N3
A[11]#P5
A[12]#P2
A[13]#L2
A[14]#P4
A[15]#P1
A[16]#R1
A[17]#Y2
A[18]#U5
A[19]#R3
A[20]#W6
A[21]#U4
A[22]#Y5
A[23]#U1
A[24]#R4
A[25]#T5
A[26]#T3
A[27]#W2
A[28]#W5
A[29]#Y4
A[3]#J4
A[30]#U2
A[31]#V4
RSVD[01]M4
RSVD[02]N5
RSVD[03]T2
RSVD[04]V3
RSVD[05]B2
RSVD[06]D2
RSVD[07]D22
A[4]#L5
A[5]#L4
A[6]#K5
A[7]#M3
A[8]#N2
A[9]#J1
A20M#A6
ADS# H1
ADSTB[0]#M1
ADSTB[1]#V1
RSVD[08]D3
BCLK[0] A22
BCLK[1] A21
BNR# E2
BPM[0]# AD4
BPM[1]# AD3
BPM[2]# AD1
BPM[3]# AC4
BPRI# G5
BR0# F1
DBR# C20
DBSY# E1
DEFER# H5
DRDY# F21
FERR#A5
HIT# G6
HITM# E4
IERR# D20
IGNNE#C4
INIT# B3
LINT0C6
LINT1B4
LOCK# H4
PRDY# AC2
PREQ# AC1
PROCHOT# D21
REQ[0]#K3
REQ[1]#H2
REQ[2]#K2
REQ[3]#J3
REQ[4]#L1
RESET# C1
RS[0]# F3
RS[1]# F4
RS[2]# G3
SMI#A3
STPCLK#D5
TCK AC5
TDI AA6
TDO AB3
THERMTRIP# C7
THERMDA A24
THERMDC B25
TMS AB5
TRDY# G2
TRST# AB6
A[32]#W3
A[33]#AA4
A[34]#AB2
A[35]#AA3
RSVD[09]F6
JP13
E&T_3801-F03N-01R
ME@
JP13
E&T_3801-F03N-01R
ME@
11
22
33
GND4
GND5
R83
56_0402_5%
R83
56_0402_5%
12
R84 68_0402_5%R84 68_0402_5%
12
D16
BAS16_SOT23-3@
D16
BAS16_SOT23-3@
1 2
R15 54.9_0402_1%R15 54.9_0402_1%1 2
C95
2200P_0402_50V7K
C95
2200P_0402_50V7K
1 2
C596
1000P_0402_50V7K
C596
1000P_0402_50V7K
1
2
C89
0.1U_0402_16V4Z
C89
0.1U_0402_16V4Z
1
2
U24
G990P11U_SO8
U24
G990P11U_SO8
VEN1
VIN2
GND 5
GND 6
GND 8
VO3
VSET4
GND 7
R469
10K_0402_5%
R469
10K_0402_5%
12
C597
0.1U_0402_16V4Z
C597
0.1U_0402_16V4Z
1 2
U5
EMC1402-1-ACZL-TR_MSOP8
U5
EMC1402-1-ACZL-TR_MSOP8
DN3
DP2
VDD1
ALERT# 6
SMCLK 8
THERM#4 GND 5
SMDATA 7
R14 54.9_0402_1%R14 54.9_0402_1%1 2
R12 54.9_0402_1%
@
R12 54.9_0402_1%
@
1 2
R11 54.9_0402_1%R11 54.9_0402_1%1 2
R94
10K_0402_5%
R94
10K_0402_5%
1 2
R95
10K_0402_5%
R95
10K_0402_5%
12
R667
1K_0402_5%
<BOM Structure>
R667
1K_0402_5%
<BOM Structure>
1 2
C810
0.1U_0402_16V4Z
C810
0.1U_0402_16V4Z
1
2
C595
1U_0603_10V4Z
C595
1U_0603_10V4Z
1 2
D17
1SS355TE-17_SOD323-2@
D17
1SS355TE-17_SOD323-2@
12
R16 54.9_0402_1%R16 54.9_0402_1%1 2
R43
1K_0402_5%@
R43
1K_0402_5%@1 2
C594 10U_0805_10V4ZC594 10U_0805_10V4Z
1 2
6. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VSSSENSE
COMP1
COMP0
COMP3
COMP2
H_D#4
H_D#14
H_D#10
H_D#9
H_D#3
H_D#13
H_D#6
H_D#2
H_D#8
H_D#12
H_D#1
H_D#5
H_D#7
H_D#11
H_D#0
H_D#15
H_DINV#0
H_DSTBP#0
H_DSTBN#0
H_D#27
H_D#25
H_D#31
H_D#24
H_D#20
H_D#30
H_D#23
H_D#19
H_D#29
H_D#16
H_D#18
H_D#22
H_D#26
H_D#28
H_D#17
H_D#21
H_DINV#1
H_DSTBP#1
H_DSTBN#1
+CPU_GTLREF
+CPU_GTLREF
CPU_BSEL2
CPU_BSEL1
CPU_BSEL0
TEST1
TEST2
TEST3
TEST5
TEST6
H_D#35
H_D#46
H_D#47
H_D#37
H_D#34
H_D#41
H_D#45
H_D#43
H_D#33
H_D#39
H_D#40
H_D#44
H_D#32
H_D#42
H_D#38
H_D#36
H_DINV#2
H_DSTBN#2
H_DSTBP#2
H_DINV#3
H_DSTBN#3
H_DSTBP#3
H_D#48
H_D#56
H_D#52
H_D#59
H_D#63
H_D#55
H_D#51
H_D#62
H_D#58
H_D#54
H_D#50
H_D#57
H_D#61
H_D#53
H_D#49
H_D#60
H_PWRGOOD
H_CPUSLP#
H_DPSLP#
H_DPRSTP#_R
H_PSI#
H_DPWR#
VCCSENSE
VSSSENSE
VCCSENSE
TEST7
TEST4
H_DPRSTP#_R H_DPRSTP#
CPU_BSEL0 CPU_BSEL1 CPU_BSEL2
H_D#[0..15](8)
H_DSTBN#0(8)
H_DSTBP#0(8)
H_DINV#0(8)
H_D#[16..31](8)
H_DSTBN#1(8)
H_DSTBP#1(8)
H_DINV#1(8)
CPU_BSEL0(22)
CPU_BSEL1(22)
CPU_BSEL2(22)
H_D#[32..47] (8)
H_DSTBN#2 (8)
H_DSTBP#2 (8)
H_DINV#2 (8)
H_D#[48..63] (8)
H_DSTBN#3 (8)
H_DSTBP#3 (8)
H_DINV#3 (8)
H_DPSLP# (27)
H_CPUSLP# (8)
H_PSI# (49)
CPU_VID0 (49)
CPU_VID1 (49)
CPU_VID2 (49)
CPU_VID3 (49)
CPU_VID4 (49)
CPU_VID5 (49)
CPU_VID6 (49)
H_DPWR# (8)
H_PWRGOOD (27)
VCCSENSE (49)
VSSSENSE (49)
H_DPRSTP# (27,49)H_DPRSTP#_R(8)
+VCCP
+CPU_CORE +CPU_CORE
+VCCP
+1.5VS
+CPU_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (2/3)
B
6 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (2/3)
B
6 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (2/3)
B
6 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)
COMP1, COMP3 layout : Width 4mils and Space 25mils (55Ohms)
TRACE CLOSELY CPU < 0.5'
20mils
Width=4 mil ,
Spacing: 15mil
(55Ohm)
Trace Close CPU < 0.5'
Layout note: Z0=55 ohm
0.5" max for GTLREF.
Layout Note:
Route VCCSENSE and VSSSENSE traces at
27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.
Close to CPU pin AD26
within 500mils.
layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs
For testing purpose only
Near pin B26
Length match within 25 mils.
The trace width/space/other is
16/7/25.
Close to CPU pin
within 500mils.
1067 266 0 0 0
FSB
533
BCLK BSEL2 BSEL1 BSEL0
667
800
133
166
200
0 0 1
110
1 00
R46 1K_0402_5%@R46 1K_0402_5%@1 2
R63 27.4_0402_1%R63 27.4_0402_1%1 2
R9 54.9_0402_1%R9 54.9_0402_1%1 2T16T16
R1089 0_0402_5%R1089 0_0402_5%
12
T10T10
R23
100_0402_1%
R23
100_0402_1%
1 2
R470
2K_0402_1%
R470
2K_0402_1%
12
T14T14
JCPUC
Penryn
.
CONN@
JCPUC
Penryn
.
CONN@
VCC[001]A7
VCC[002]A9
VCC[003]A10
VCC[004]A12
VCC[005]A13
VCC[006]A15
VCC[007]A17
VCC[008]A18
VCC[009]A20
VCC[010]B7
VCC[011]B9
VCC[012]B10
VCC[013]B12
VCC[014]B14
VCC[015]B15
VCC[016]B17
VCC[017]B18
VCC[018]B20
VCC[019]C9
VCC[020]C10
VCC[021]C12
VCC[022]C13
VCC[023]C15
VCC[024]C17
VCC[025]C18
VCC[026]D9
VCC[027]D10
VCC[028]D12
VCC[029]D14
VCC[030]D15
VCC[031]D17
VCC[032]D18
VCC[033]E7
VCC[034]E9
VCC[035]E10
VCC[036]E12
VCC[037]E13
VCC[038]E15
VCC[039]E17
VCC[040]E18
VCC[041]E20
VCC[042]F7
VCC[043]F9
VCC[044]F10
VCC[045]F12
VCC[046]F14
VCC[047]F15
VCC[048]F17
VCC[049]F18
VCC[050]F20
VCC[051]AA7
VCC[052]AA9
VCC[053]AA10
VCC[054]AA12
VCC[055]AA13
VCC[056]AA15
VCC[057]AA17
VCC[058]AA18
VCC[059]AA20
VCC[060]AB9
VCC[061]AC10
VCC[062]AB10
VCC[063]AB12
VCC[064]AB14
VCC[065]AB15
VCC[066]AB17
VCC[067]AB18
VCC[068] AB20
VCC[069] AB7
VCC[070] AC7
VCC[071] AC9
VCC[072] AC12
VCC[073] AC13
VCC[074] AC15
VCC[075] AC17
VCC[076] AC18
VCC[077] AD7
VCC[078] AD9
VCC[079] AD10
VCC[080] AD12
VCC[081] AD14
VCC[082] AD15
VCC[083] AD17
VCC[084] AD18
VCC[085] AE9
VCC[086] AE10
VCC[087] AE12
VCC[088] AE13
VCC[089] AE15
VCC[090] AE17
VCC[091] AE18
VCC[092] AE20
VCC[093] AF9
VCC[094] AF10
VCC[095] AF12
VCC[096] AF14
VCC[097] AF15
VCC[098] AF17
VCC[099] AF18
VCC[100] AF20
VCCA[01] B26
VCCP[03] J6
VCCP[04] K6
VCCP[05] M6
VCCP[06] J21
VCCP[07] K21
VCCP[08] M21
VCCP[09] N21
VCCP[10] N6
VCCP[11] R21
VCCP[12] R6
VCCP[13] T21
VCCP[14] T6
VCCP[15] V21
VCCP[16] W21
VCCSENSE AF7
VID[0] AD6
VID[1] AF5
VID[2] AE5
VID[3] AF4
VID[4] AE3
VID[5] AF3
VID[6] AE2
VSSSENSE AE7
VCCA[02] C26
VCCP[01] G21
VCCP[02] V6
R10 27.4_0402_1%R10 27.4_0402_1%1 2
R8 0_0402_5%R8 0_0402_5%
12
DATAGRP0DATAGRP1
DATAGRP2DATAGRP3
MISC
JCPUB
Penryn
CONN@
DATAGRP0DATAGRP1
DATAGRP2DATAGRP3
MISC
JCPUB
Penryn
CONN@
COMP[0] R26
COMP[1] U26
COMP[2] AA1
COMP[3] Y1
D[0]#E22
D[1]#F24
D[10]#J24
D[11]#J23
D[12]#H22
D[13]#F26
D[14]#K22
D[15]#H23
D[16]#N22
D[17]#K25
D[18]#P26
D[19]#R23
D[2]#E26
D[20]#L23
D[21]#M24
D[22]#L22
D[23]#M23
D[24]#P25
D[25]#P23
D[26]#P22
D[27]#T24
D[28]#R24
D[29]#L25
D[3]#G22
D[30]#T25
D[31]#N25
D[32]# Y22
D[33]# AB24
D[34]# V24
D[35]# V26
D[36]# V23
D[37]# T22
D[38]# U25
D[39]# U23
D[4]#F23
D[40]# Y25
D[41]# W22
D[42]# Y23
D[43]# W24
D[44]# W25
D[45]# AA23
D[46]# AA24
D[47]# AB25
D[48]# AE24
D[49]# AD24
D[5]#G25
D[50]# AA21
D[51]# AB22
D[52]# AB21
D[53]# AC26
D[54]# AD20
D[55]# AE22
D[56]# AF23
D[57]# AC25
D[58]# AE21
D[59]# AD21
D[6]#E25
D[60]# AC22
D[61]# AD23
D[62]# AF22
D[63]# AC23
D[7]#E23
D[8]#K24
D[9]#G24
TEST5AF1
DINV[0]#H25
DINV[1]#N24
DINV[2]# U22
DINV[3]# AC20
DPRSTP# E5
DPSLP# B5
DPWR# D24
DSTBN[0]#J26
DSTBN[1]#L26
DSTBN[2]# Y26
DSTBN[3]# AE25
DSTBP[0]#H26
DSTBP[1]#M26
DSTBP[2]# AA26
DSTBP[3]# AF24
GTLREFAD26
PSI# AE6
PWRGOOD D6
SLP# D7
TEST3C24
BSEL[0]B22
BSEL[1]B23
BSEL[2]C21
TEST2D25
TEST4AF26
TEST6A26
TEST1C23
TEST7C3
C1165
0.01U_0402_16V7K
@
C1165
0.01U_0402_16V7K
@
1
2
T17T17
R45 1K_0402_5%@R45 1K_0402_5%@1 2
C1164
0.01U_0402_16V7K
@
C1164
0.01U_0402_16V7K
@
1
2
R471
1K_0402_1%
R471
1K_0402_1%
12
C1163
0.01U_0402_16V7K
@
C1163
0.01U_0402_16V7K
@
1
2
R47 0_0402_5%R47 0_0402_5%
12
R64 54.9_0402_1%R64 54.9_0402_1%1 2
R24
100_0402_1%
R24
100_0402_1%
1 2
C599
10U_0805_10V4Z
C599
10U_0805_10V4Z
1
2
C598
0.01U_0402_16V7K
C598
0.01U_0402_16V7K
1
2
C1162
68P_0402_50V8K
C1162
68P_0402_50V8K
1
2
T15T15
7. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCCP
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
+CPU_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (3/3)
B
7 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (3/3)
B
7 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Penryn (3/3)
B
7 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Place these inside
socket cavity on L8
(North side
Secondary)
ESR <= 1.5m ohm
Capacitor > 1980uF
Mid Frequence Decoupling
North Side Secondary
Place these capacitors on L8
(North side,Secondary Layer)
Place these capacitors on L8
(North side,Secondary Layer)
Place these capacitors on L8
(Sorth side,Secondary Layer)
Place these capacitors on L8
(Sorth side,Secondary Layer)
South Side Secondary
REMOVE?
C593
10U_0805_6.3V6M
C593
10U_0805_6.3V6M
1
2
+
C41
330U_D2_2.5VY_R9M
@
+
C41
330U_D2_2.5VY_R9M
@1
2
C9
0.1U_0402_16V4Z
C9
0.1U_0402_16V4Z
1
2
+
C16
330U_D2_2.5VY_R9M
+
C16
330U_D2_2.5VY_R9M
1
2
C36
10U_0805_6.3V6M
C36
10U_0805_6.3V6M
1
2
C14
10U_0805_6.3V6M
C14
10U_0805_6.3V6M
1
2
C39
10U_0805_6.3V6M
C39
10U_0805_6.3V6M
1
2
C591
10U_0805_6.3V6M
C591
10U_0805_6.3V6M
1
2
C35
10U_0805_6.3V6M
C35
10U_0805_6.3V6M
1
2
C15
10U_0805_6.3V6M
C15
10U_0805_6.3V6M
1
2
C31
10U_0805_6.3V6M
C31
10U_0805_6.3V6M
1
2
C11
0.1U_0402_16V4Z
C11
0.1U_0402_16V4Z
1
2
C10
0.1U_0402_16V4Z
C10
0.1U_0402_16V4Z
1
2
C27
10U_0805_6.3V6M
C27
10U_0805_6.3V6M
1
2
C12
10U_0805_6.3V6M
C12
10U_0805_6.3V6M
1
2
C583
10U_0805_6.3V6M
C583
10U_0805_6.3V6M
1
2
C19
10U_0805_6.3V6M
C19
10U_0805_6.3V6M
1
2
C589
10U_0805_6.3V6M
C589
10U_0805_6.3V6M
1
2
JCPUD
Penryn
.
CONN@
JCPUD
Penryn
.
CONN@
VSS[082] P6
VSS[148] AE11
VSS[002]A8
VSS[003]A11
VSS[004]A14
VSS[005]A16
VSS[006]A19
VSS[007]A23
VSS[008]AF2
VSS[009]B6
VSS[010]B8
VSS[011]B11
VSS[012]B13
VSS[013]B16
VSS[014]B19
VSS[015]B21
VSS[016]B24
VSS[017]C5
VSS[018]C8
VSS[019]C11
VSS[020]C14
VSS[021]C16
VSS[022]C19
VSS[023]C2
VSS[024]C22
VSS[025]C25
VSS[026]D1
VSS[027]D4
VSS[028]D8
VSS[029]D11
VSS[030]D13
VSS[031]D16
VSS[032]D19
VSS[033]D23
VSS[034]D26
VSS[035]E3
VSS[036]E6
VSS[037]E8
VSS[038]E11
VSS[039]E14
VSS[040]E16
VSS[041]E19
VSS[042]E21
VSS[043]E24
VSS[044]F5
VSS[045]F8
VSS[046]F11
VSS[047]F13
VSS[048]F16
VSS[049]F19
VSS[050]F2
VSS[051]F22
VSS[052]F25
VSS[053]G4
VSS[054]G1
VSS[055]G23
VSS[056]G26
VSS[057]H3
VSS[058]H6
VSS[059]H21
VSS[060]H24
VSS[061]J2
VSS[062]J5
VSS[063]J22
VSS[064]J25
VSS[065]K1
VSS[066]K4
VSS[067]K23
VSS[068]K26
VSS[069]L3
VSS[070]L6
VSS[071]L21
VSS[072]L24
VSS[073]M2
VSS[074]M5
VSS[075]M22
VSS[076]M25
VSS[077]N1
VSS[078]N4
VSS[079]N23
VSS[080]N26
VSS[081]P3 VSS[162] A25
VSS[161] AF21
VSS[160] AF19
VSS[159] AF16
VSS[158] AF13
VSS[157] AF11
VSS[156] AF8
VSS[155] AF6
VSS[154] A2
VSS[153] AE26
VSS[152] AE23
VSS[151] AE19
VSS[083] P21
VSS[084] P24
VSS[085] R2
VSS[086] R5
VSS[087] R22
VSS[088] R25
VSS[089] T1
VSS[090] T4
VSS[091] T23
VSS[092] T26
VSS[093] U3
VSS[094] U6
VSS[095] U21
VSS[096] U24
VSS[097] V2
VSS[098] V5
VSS[099] V22
VSS[100] V25
VSS[101] W1
VSS[102] W4
VSS[103] W23
VSS[104] W26
VSS[105] Y3
VSS[107] Y21
VSS[108] Y24
VSS[109] AA2
VSS[110] AA5
VSS[111] AA8
VSS[112] AA11
VSS[113] AA14
VSS[114] AA16
VSS[115] AA19
VSS[116] AA22
VSS[117] AA25
VSS[118] AB1
VSS[119] AB4
VSS[120] AB8
VSS[121] AB11
VSS[122] AB13
VSS[123] AB16
VSS[124] AB19
VSS[125] AB23
VSS[126] AB26
VSS[127] AC3
VSS[128] AC6
VSS[129] AC8
VSS[130] AC11
VSS[131] AC14
VSS[132] AC16
VSS[133] AC19
VSS[134] AC21
VSS[135] AC24
VSS[136] AD2
VSS[137] AD5
VSS[138] AD8
VSS[139] AD11
VSS[140] AD13
VSS[141] AD16
VSS[142] AD19
VSS[143] AD22
VSS[144] AD25
VSS[145] AE1
VSS[146] AE4
VSS[106] Y6
VSS[001]A4
VSS[149] AE14
VSS[150] AE16
VSS[147] AE8
VSS[163] AF25
C51
0.1U_0402_16V4Z
C51
0.1U_0402_16V4Z
1
2
C30
10U_0805_6.3V6M
C30
10U_0805_6.3V6M
1
2
C40
10U_0805_6.3V6M
C40
10U_0805_6.3V6M
1
2
C584
10U_0805_6.3V6M
C584
10U_0805_6.3V6M
1
2
C586
10U_0805_6.3V6M
C586
10U_0805_6.3V6M
1
2
C48
0.1U_0402_16V4Z
C48
0.1U_0402_16V4Z
1
2
C592
10U_0805_6.3V6M
C592
10U_0805_6.3V6M
1
2
C50
0.1U_0402_16V4Z
C50
0.1U_0402_16V4Z
1
2
C24
10U_0805_6.3V6M
@
C24
10U_0805_6.3V6M
@
1
2
C33
10U_0805_6.3V6M
@
C33
10U_0805_6.3V6M
@
1
2
+C8
220U_D2_4VM
+C8
220U_D2_4VM
1
2
C585
10U_0805_6.3V6M
C585
10U_0805_6.3V6M
1
2
C588
10U_0805_6.3V6M
C588
10U_0805_6.3V6M
1
2
C26
10U_0805_6.3V6M
C26
10U_0805_6.3V6M
1
2
C13
10U_0805_6.3V6M
C13
10U_0805_6.3V6M
1
2
C25
10U_0805_6.3V6M
C25
10U_0805_6.3V6M
1
2
C29
10U_0805_6.3V6M
@
C29
10U_0805_6.3V6M
@
1
2
C587
10U_0805_6.3V6M
C587
10U_0805_6.3V6M
1
2
C582
10U_0805_6.3V6M
C582
10U_0805_6.3V6M
1
2
C590
10U_0805_6.3V6M
C590
10U_0805_6.3V6M
1
2
C20
10U_0805_6.3V6M
C20
10U_0805_6.3V6M
1
2
+
C47
330U_D2_2.5VY_R9M
+
C47
330U_D2_2.5VY_R9M
1
2
C28
10U_0805_6.3V6M
@
C28
10U_0805_6.3V6M
@
1
2
C37
10U_0805_6.3V6M
C37
10U_0805_6.3V6M
1
2
+
C17
330U_D2_2.5VY_R9M
+
C17
330U_D2_2.5VY_R9M
1
2
8. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_CPUSLP#
H_RESET#
TP_SM_DRAMRST#
SM_REXT
H_D#41
H_D#14
H_D#53
H_D#46
H_D#15
H_D#30
H_D#62
H_D#21
H_D#9
H_D#42
H_D#26
H_D#33
H_D#58
H_D#45
H_D#4
H_D#36
H_D#52
H_D#29
H_D#25
H_D#8
H_D#57
H_D#19
H_D#16
H_D#13
H_D#44
H_D#28
H_D#60
H_D#3
H_D#39
H_D#27
H_D#48
H_D#59
H_D#7
H_D#61
H_D#0
H_D#47
H_D#20
H_D#11
H_D#10
H_D#31
H_D#32
H_D#22
H_D#54
H_D#2
H_D#18
H_D#6
H_D#43
H_D#55
H_D#40
H_D#23
H_D#1
H_D#24
H_D#12
H_D#56
H_D#38
H_D#35
H_D#51
H_D#17
H_D#49
H_D#50
H_D#37
H_D#5
H_D#34
H_SWNG
H_RCOMP H_SWNGH_VREF
+DDR_MCH_REF
H_DINV#1
H_DINV#3
H_DINV#0
H_DINV#2
H_DSTBN#1
H_DSTBN#0
H_DSTBN#3
H_DSTBN#2
H_DSTBP#0
H_DSTBP#2
H_DSTBP#1
H_DSTBP#3
H_REQ#0
H_REQ#3
H_REQ#4
H_REQ#2
H_REQ#1
H_RS#0
H_RS#2
H_RS#1
PM_POK_R
PLT_RST#_R
H_DPRSTP#_R
DPRSLPVR
PM_EXTTS#1
PM_BMBUSY#
H_THERMTRIP#
PM_EXTTS#0
PLT_RST#_R
PM_POK_R
SMRCOMP_VOL
SMRCOMP_VOH
PM_EXTTS#0
+DDR_MCH_REF
MCH_SSCDREFCLK
MCH_SSCDREFCLK#
CLK_MCH_DREFCLK
CLK_MCH_DREFCLK#
CLK_MCH_3GPLL#
CLK_MCH_3GPLL
DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3
DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3
DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3
DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3
MCH_ICH_SYNC#
MCH_CLKREQ#
MCH_HDA_SDIN
MCH_HDA_SYNC
MCH_HDA_BCLK
MCH_HDA_SDOUT
MCH_HDA_RST#
PM_EXTTS#1
SMRCOMP_VOL
SMRCOMP_VOH
SMRCOMP#
M_CLK_DDR3
M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3
M_CLK_DDR2
M_CLK_DDR0
M_CLK_DDR1
M_ODT1
M_ODT3
M_ODT0
M_ODT2
DDR_CKE0_DIMMA
DDR_CKE1_DIMMA
DDR_CKE3_DIMMB
DDR_CS1_DIMMA#
DDR_CKE2_DIMMB
DDR_CS0_DIMMA#
DDR_CS3_DIMMB#
DDR_CS2_DIMMB#
CL_CLK0
CL_DATA0
CL_RST#
CL_VREF
HDMICLK_NB
HDMIDAT_NB
H_RCOMP
H_D#63
MCH_CLKSEL0
MCH_CLKSEL1
MCH_CLKSEL2
CFG14
CFG15
CFG17
CFG8
CFG10
CFG11
CFG7
CFG5
CFG13
CFG9
CFG18
CFG16
CFG19
CFG12
CFG6
CFG20
H_A#33
H_A#34
H_A#32
H_A#35
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#11
H_A#8
H_A#10
H_A#12
H_A#9
H_A#13
H_A#15
H_A#17
H_A#14
H_A#21
H_A#18
H_A#20
H_A#22
H_A#19
H_A#26
H_A#23
H_A#25
H_A#27
H_A#24
H_A#31
H_A#28
H_A#30
H_A#29
H_A#16
CLK_MCH_BCLK#
H_LOCK#
H_ADSTB#1
H_HITM#
H_DEFER#
CLK_MCH_BCLK
H_ADS#
H_BR0#
H_HIT#
H_BPRI#
H_DBSY#
H_DRDY#
H_ADSTB#0
H_BNR#
H_DPWR#
H_TRDY#
SMRCOMP
SM_PWROK
MCH_HDA_BCLK
H_VREF
H_D#[0..63](6)
+DDR_MCH_REF
H_DSTBN#0 (6)
H_DSTBN#1 (6)
H_DSTBN#2 (6)
H_DSTBN#3 (6)
H_DSTBP#0 (6)
H_DSTBP#1 (6)
H_DSTBP#2 (6)
H_DSTBP#3 (6)
H_REQ#3 (5)
H_REQ#2 (5)
H_REQ#1 (5)
H_REQ#4 (5)
H_REQ#0 (5)
H_RS#2 (5)
H_RS#1 (5)
H_RS#0 (5)
PLT_RST#(16,26,30,31)
ICH_POK(28,36)
VGATE(28,49)
PM_BMBUSY#(28)
DPRSLPVR(28,49)
H_THERMTRIP#(5,27)
H_DPRSTP#_R(6)
PM_EXTTS#0(14,15)
PM_EXTTS#1
CLK_MCH_3GPLL (22)
CLK_MCH_3GPLL# (22)
MCH_SSCDREFCLK (22)
MCH_SSCDREFCLK# (22)
CLK_MCH_DREFCLK (22)
CLK_MCH_DREFCLK# (22)
DMI_TXP0 (28)
DMI_RXN0 (28)
DMI_RXP0 (28)
DMI_TXN0 (28)
DMI_TXN1 (28)
DMI_TXN2 (28)
DMI_TXN3 (28)
DMI_TXP1 (28)
DMI_TXP2 (28)
DMI_TXP3 (28)
DMI_RXN1 (28)
DMI_RXN2 (28)
DMI_RXN3 (28)
DMI_RXP1 (28)
DMI_RXP2 (28)
DMI_RXP3 (28)
MCH_CLKREQ# (22)
MCH_ICH_SYNC# (28)
HDA_RST_CODEC# (16,27,34)
DDR_CKE0_DIMMA (14)
DDR_CKE1_DIMMA (14)
DDR_CKE2_DIMMB (15)
DDR_CKE3_DIMMB (15)
DDR_CS0_DIMMA# (14)
DDR_CS1_DIMMA# (14)
DDR_CS2_DIMMB# (15)
DDR_CS3_DIMMB# (15)
M_CLK_DDR0 (14)
M_CLK_DDR1 (14)
M_CLK_DDR2 (15)
M_CLK_DDR3 (15)
M_CLK_DDR#0 (14)
M_CLK_DDR#1 (14)
M_CLK_DDR#2 (15)
M_CLK_DDR#3 (15)
M_ODT0 (14)
M_ODT1 (14)
M_ODT2 (15)
M_ODT3 (15)
CL_RST# (28)
M_PWROK (28)
HDA_BITCLK_CODEC (16,27,34)
HDA_SDOUT_CODEC (16,27,34)
H_RESET#(5)
H_CPUSLP#(6)
H_DINV#0 (6)
H_DINV#1 (6)
H_DINV#2 (6)
H_DINV#3 (6)
CL_CLK0 (28)
CL_DATA0 (28)
HDMICLK_NB (23)
HDMIDAT_NB (23)
HDA_SDIN0 (27)
HDA_SYNC_CODEC (16,27,34)
CFG5
MCH_CLKSEL0(22)
MCH_CLKSEL1(22)
MCH_CLKSEL2(22)
H_A#[3..35] (5)
H_DBSY# (5)
H_ADSTB#0 (5)
H_DPWR# (6)
H_ADS# (5)
H_DEFER# (5)
H_LOCK# (5)
H_BR0# (5)
H_DRDY# (5)
H_BPRI# (5)
CLK_MCH_BCLK (22)
CLK_MCH_BCLK# (22)
H_HIT# (5)
H_HITM# (5)
H_BNR# (5)
H_TRDY# (5)
H_ADSTB#1 (5)
TSATN# (36)
DDR3_SM_PWROK (36)
SM_DRAMRST# (14,15)
1.5V_PGOOD (47)
+VCCP
+VCCP
+3VS
+VCCP
+VCCP
+1.5V
+1.5V
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH(1/6)-GTL
C
8 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH(1/6)-GTL
C
8 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH(1/6)-GTL
C
8 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Notice: Please check HDA power rail to select HDA controller.
Near B3 pin
Layout Note:
H_RCOMP / H_VREF / H_SWNG
trace width and spacing is 10/20
within 100 mils from NB
layout note:
Layout Note:
V_DDR_MCH_REF
trace width and
spacing is 20/20.
0309 add
NA lead free
Route H_SCOMP and H_SCOMP# with trace width
spacing and impedance (55 ohm) same as FSB data traces
20mil
For Calero: 80.6ohm
For Crestline: 20ohm
For Cantiga: 80.6ohm
For AMT function
connect to power CPU_CORE
DDR3
T30T30
R501
3.01K_0402_1%
R501
3.01K_0402_1%
12
HOST
U26A
CANTIGA ES_FCBGA1329GM45@
HOST
U26A
CANTIGA ES_FCBGA1329GM45@
H_A#_3
A14
H_A#_4
C15
H_A#_5
F16
H_A#_6
H13
H_A#_7
C18
H_A#_8
M16
H_A#_9
J13
H_A#_10
P16
H_A#_11
R16
H_A#_12
N17
H_A#_13
M13
H_A#_14
E17
H_A#_15
P17
H_A#_16
F17
H_A#_17
G20
H_A#_18
B19
H_A#_19
J16
H_A#_20
E20
H_A#_21
H16
H_A#_22
J20
H_A#_23
L17
H_A#_24
A17
H_A#_25
B17
H_A#_26
L16
H_A#_27
C21
H_A#_28
J17
H_A#_29
H20
H_A#_30
B18
H_A#_31
K17
H_A#_32
B20
H_A#_33
F21
H_A#_34
K21
H_A#_35
L20
H_ADS#
H12
H_ADSTB#_0
B16
H_ADSTB#_1
G17
H_BNR#
A9
H_BPRI#
F11
H_BREQ#
G12
H_DEFER#
E9
H_DBSY#
B10
HPLL_CLK
AH7
HPLL_CLK#
AH6
H_DPWR#
J11
H_DRDY#
F9
H_HIT#
H9
H_HITM#
E12
H_LOCK#
H11
H_TRDY#
C9
H_DINV#_0
J8
H_DINV#_1
L3
H_DINV#_2
Y13
H_DINV#_3
Y1
H_DSTBN#_0
L10
H_DSTBN#_1
M7
H_DSTBN#_2
AA5
H_DSTBN#_3
AE6
H_DSTBP#_0
L9
H_DSTBP#_1
M8
H_DSTBP#_2
AA6
H_DSTBP#_3
AE5
H_REQ#_0
B15
H_REQ#_1
K13
H_REQ#_2
F13
H_REQ#_3
B13
H_REQ#_4
B14
H_RS#_0
B6
H_RS#_1
F12
H_RS#_2
C8
H_D#_0
F2
H_D#_1
G8
H_D#_2
F8
H_D#_3
E6
H_D#_4
G2
H_D#_5
H6
H_D#_6
H2
H_D#_7
F6
H_D#_8
D4
H_D#_9
H3
H_D#_10
M9
H_D#_11
M11
H_D#_12
J1
H_D#_13
J2
H_D#_14
N12
H_D#_15
J6
H_D#_16
P2
H_D#_17
L2
H_D#_18
R2
H_D#_19
N9
H_D#_20
L6
H_D#_21
M5
H_D#_22
J3
H_D#_23
N2
H_D#_24
R1
H_D#_25
N5
H_D#_26
N6
H_D#_27
P13
H_D#_28
N8
H_D#_29
L7
H_D#_30
N10
H_D#_31
M3
H_D#_32
Y3
H_D#_33
AD14
H_D#_34
Y6
H_D#_35
Y10
H_D#_36
Y12
H_D#_37
Y14
H_D#_38
Y7
H_D#_39
W2
H_D#_40
AA8
H_D#_41
Y9
H_D#_42
AA13
H_D#_43
AA9
H_D#_44
AA11
H_D#_45
AD11
H_D#_46
AD10
H_D#_47
AD13
H_D#_48
AE12
H_D#_49
AE9
H_D#_50
AA2
H_D#_51
AD8
H_D#_52
AA3
H_D#_53
AD3
H_D#_54
AD7
H_D#_55
AE14
H_D#_56
AF3
H_D#_57
AC1
H_D#_58
AE3
H_D#_59
AC3
H_D#_60
AE11
H_D#_61
AE8
H_D#_62
AG2
H_D#_63
AD6
H_SWING
C5
H_RCOMP
E3
H_CPURST#
C12
H_CPUSLP#
E11
H_AVREF
A11
H_DVREF
B11
R175 12K_0402_5%
@
R175 12K_0402_5%
@
1 2
T25T25
T56T56
R82 0_0402_5%GM_HDMI@R82 0_0402_5%GM_HDMI@1 2
C636
0.01U_0402_16V7K
C636
0.01U_0402_16V7K
1
2
R89
24.9_0402_1%
R89
24.9_0402_1%
12
T89 PADT89 PAD
R111
499_0402_1%
R111
499_0402_1%
1 2
T64 PADT64 PAD
T91T91
T34T34
T39T39
R126
1K_0402_1%
R126
1K_0402_1%
12
T53T53
T70T70
T35T35
R162
10K_0402_5%
R162
10K_0402_5%
12
C646
10P_0402_50V8J
@
C646
10P_0402_50V8J
@
1
2
RSVDCFGPMNC
CLKDMIGRAPHICSVIDMEMISCDDRCLK/CONTROL/COMPENSATIONHDA
U26B
CANTIGA ES_FCBGA1329GM45@
RSVDCFGPMNC
CLKDMIGRAPHICSVIDMEMISCDDRCLK/CONTROL/COMPENSATIONHDA
U26B
CANTIGA ES_FCBGA1329GM45@
SA_CK_0
AP24
SA_CK_1
AT21
SB_CK_0
AV24
SB_CK_1
AU20
SA_CK#_0
AR24
SA_CK#_1
AR21
SB_CK#_0
AU24
SB_CK#_1
AV20
SA_CKE_0
BC28
SA_CKE_1
AY28
SB_CKE_0
AY36
SB_CKE_1
BB36
SA_CS#_0
BA17
SA_CS#_1
AY16
SB_CS#_0
AV16
SB_CS#_1
AR13
SA_ODT_0
BD17
SA_ODT_1
AY17
SB_ODT_O
BF15
SB_ODT_1
AY13
SM_RCOMP
BG22
SM_RCOMP#
BH21
SM_RCOMP_VOH
BF28
SM_RCOMP_VOL
BH28
SM_VREF
AV42
SM_PWROK
AR36
SM_REXT
BF17
SM_DRAMRST#
BC36
DPLL_REF_CLK
B38
DPLL_REF_CLK#
A38
DPLL_REF_SSCLK
E41
DPLL_REF_SSCLK#
F41
PEG_CLK
F43
PEG_CLK#
E43
DMI_RXN_0
AE41
DMI_RXN_1
AE37
DMI_RXN_2
AE47
DMI_RXN_3
AH39
DMI_RXP_0
AE40
DMI_RXP_1
AE38
DMI_RXP_2
AE48
DMI_RXP_3
AH40
DMI_TXN_0
AE35
DMI_TXN_1
AE43
DMI_TXN_2
AE46
DMI_TXN_3
AH42
DMI_TXP_0
AD35
DMI_TXP_1
AE44
DMI_TXP_2
AF46
DMI_TXP_3
AH43
GFX_VID_0
B33
GFX_VID_1
B32
GFX_VID_2
G33
GFX_VID_3
F33
GFX_VID_4
E33
GFX_VR_EN
C34
CL_CLK
AH37
CL_DATA
AH36
CL_PWROK
AN36
CL_RST#
AJ35
CL_VREF
AH34
DDPC_CTRLCLK
N28
DDPC_CTRLDATA
M28
SDVO_CTRLCLK
G36
SDVO_CTRLDATA
E36
CLKREQ#
K36
ICH_SYNC#
H36
HDA_BCLK
B28
HDA_RST#
B30
HDA_SDI
B29
HDA_SDO
C29
HDA_SYNC
A28
RSVD1
M36
RSVD2
N36
RSVD3
R33
RSVD4
T33
RSVD5
AH9
RSVD6
AH10
RSVD7
AH12
RSVD8
AH13
RSVD9
K12
RSVD10
AL34
RSVD11
AK34
RSVD12
AN35
RSVD13
AM35
RSVD14
T24
RSVD15
B31
RSVD17
M1
RSVD20
AY21
RSVD22
BG23
RSVD23
BF23
RSVD24
BH18
CFG_0
T25
CFG_1
R25
CFG_2
P25
CFG_3
P20
CFG_4
P24
CFG_5
C25
CFG_6
N24
CFG_7
M24
CFG_8
E21
CFG_9
C23
CFG_10
C24
CFG_11
N21
CFG_12
P21
CFG_13
T21
CFG_14
R20
CFG_15
M20
CFG_16
L21
CFG_17
H21
CFG_18
P29
CFG_19
R28
CFG_20
T28
PM_SYNC#
R29
PM_DPRSTP#
B7
PM_EXT_TS#_0
N33
PM_EXT_TS#_1
P32
PWROK
AT40
RSTIN#
AT11
THERMTRIP#
T20
DPRSLPVR
R32
NC_1
BG48
NC_2
BF48
NC_3
BD48
NC_4
BC48
NC_5
BH47
NC_6
BG47
NC_7
BE47
NC_8
BH46
NC_9
BF46
NC_10
BG45
NC_11
BH44
NC_12
BH43
NC_13
BH6
NC_14
BH5
NC_15
BG4
NC_16
BH3
NC_17
BF3
NC_18
BH2
NC_19
BG2
NC_20
BE2
NC_21
BG1
NC_22
BF1
NC_23
BD1
NC_24
BC1
NC_25
F1
RSVD16
B2
RSVD25
BF18
NC_26
A47
TSATN#
B12
T46T46
T63 PADT63 PAD
T67T67
R105 56_0402_5%R105 56_0402_5%
1 2
C635
2.2U_0603_6.3V4Z
C635
2.2U_0603_6.3V4Z
1
2
T66T66
R148 10K_0402_5%@R148 10K_0402_5%@1 2
C641
2.2U_0603_6.3V4Z
C641
2.2U_0603_6.3V4Z
1
2
T87T87
T23T23
R217
10K_0402_5%
R217
10K_0402_5%
12
T65 PADT65 PAD
T55T55
T27T27
T51T51
R206
10K_0402_5%
R206
10K_0402_5%
12
R79 33_0402_5%GM_HDMI@R79 33_0402_5%GM_HDMI@1 2
R80 0_0402_5%GM_HDMI@R80 0_0402_5%GM_HDMI@1 2
T37T37
R147
499_0402_1%
R147
499_0402_1%
R81 0_0402_5%GM_HDMI@R81 0_0402_5%GM_HDMI@1 2
R85 0_0402_5%GM_HDMI@R85 0_0402_5%GM_HDMI@1 2R185
10K_0402_5%
R185
10K_0402_5%
12
T40T40
R483 0_0402_5%R483 0_0402_5%1 2
C238
0.1U_0402_16V4Z
C238
0.1U_0402_16V4Z 1
2
R484
100_0402_1%
R484
100_0402_1%
12
T61T61
T88T88
R177 0_0402_5%R177 0_0402_5%
12
R493
1K_0402_1%
R493
1K_0402_1%
12
T38T38
R482
221_0603_1%
R482
221_0603_1%
12
T50T50
T47T47
R125
80.6_0402_1%
R125
80.6_0402_1%
12
T90 PADT90 PAD
C273
0.1U_0402_16V4Z
C273
0.1U_0402_16V4Z
1
2
T69T69
R103 100_0402_5%R103 100_0402_5%
1 2
R500
1K_0402_1%
R500
1K_0402_1%
12
T54T54
R497 80.6_0402_1%R497 80.6_0402_1%1 2
T43T43
T62T62
T49T49
T42T42
C640
0.01U_0402_16V7K
C640
0.01U_0402_16V7K
1
2
C623
0.1U_0402_16V4Z
C623
0.1U_0402_16V4Z
1
2
T83T83
T44T44
T52T52
T68T68
R143
1K_0402_1%
R143
1K_0402_1%
12
R488
2K_0402_1%
R488
2K_0402_1%
12
T58T58
T48T48
C616
0.1U_0402_16V4Z
C616
0.1U_0402_16V4Z
1
2
T41T41
R178 0_0402_5%@R178 0_0402_5%@
12
T26T26
T45T45
T84T84
9. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_D11
DDR_A_D43
DDR_A_D23
DDR_A_D5
DDR_A_D39
DDR_A_D9
DDR_A_D24
DDR_A_D8
DDR_A_D52
DDR_A_D38
DDR_A_D0
DDR_A_D13
DDR_A_D55
DDR_A_D16
DDR_A_D48
DDR_A_D40
DDR_A_D18
DDR_A_D51
DDR_A_D3
DDR_A_D44
DDR_A_D54
DDR_A_D58
DDR_A_D32
DDR_A_D53
DDR_A_D26
DDR_A_D2
DDR_A_D19
DDR_A_D42
DDR_A_D7
DDR_A_D29
DDR_A_D1
DDR_A_D37
DDR_A_D17
DDR_A_D12
DDR_A_D10
DDR_A_D6
DDR_A_D45
DDR_A_D50
DDR_A_D46
DDR_A_D61
DDR_A_D20
DDR_A_D47
DDR_A_D4
DDR_A_D41
DDR_A_D57
DDR_A_D27
DDR_A_D14
DDR_A_D36
DDR_A_D15
DDR_A_D30
DDR_A_D49
DDR_A_D63
DDR_A_D62
DDR_A_D60
DDR_A_D59
DDR_A_D35
DDR_A_D21
DDR_A_D31
DDR_A_D28
DDR_A_D56
DDR_A_D25
DDR_A_D34
DDR_A_D22
DDR_A_D33
DDR_B_D11
DDR_B_D46
DDR_B_D0
DDR_B_D7
DDR_B_D44
DDR_B_D57
DDR_B_D30
DDR_B_D35
DDR_B_D3
DDR_B_D27
DDR_B_D15
DDR_B_D40
DDR_B_D37
DDR_B_D19
DDR_B_D23
DDR_B_D49
DDR_B_D25
DDR_B_D47
DDR_B_D36
DDR_B_D8
DDR_B_D48
DDR_B_D18
DDR_B_D52
DDR_B_D2
DDR_B_D9
DDR_B_D60
DDR_B_D62
DDR_B_D50
DDR_B_D39
DDR_B_D56
DDR_B_D22
DDR_B_D28
DDR_B_D51
DDR_B_D45
DDR_B_D17
DDR_B_D6
DDR_B_D61
DDR_B_D58
DDR_B_D1
DDR_B_D54
DDR_B_D5
DDR_B_D31
DDR_B_D41
DDR_B_D12
DDR_B_D20
DDR_B_D14
DDR_B_D38
DDR_B_D16
DDR_B_D32
DDR_B_D33
DDR_B_D63
DDR_B_D42
DDR_B_D55
DDR_B_D59
DDR_B_D13
DDR_B_D26
DDR_B_D4
DDR_B_D53
DDR_B_D29
DDR_B_D43
DDR_B_D24
DDR_B_D21
DDR_B_D10
DDR_B_D34
DDR_A_DM7
DDR_A_DM5
DDR_A_DM2
DDR_A_DM1
DDR_A_DM6
DDR_A_DM4
DDR_A_DM0
DDR_A_DM3
DDR_A_DQS6
DDR_A_DQS7
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#3
DDR_A_DQS#2
DDR_A_DQS#5
DDR_A_DQS#4
DDR_A_DQS#7
DDR_A_DQS#6
DDR_B_MA14
DDR_B_MA9
DDR_B_MA7
DDR_B_MA0
DDR_B_MA13
DDR_B_MA2
DDR_B_MA4
DDR_B_MA5
DDR_B_MA11
DDR_B_MA3
DDR_B_MA8
DDR_B_MA10
DDR_B_MA6
DDR_B_MA12
DDR_B_MA1
DDR_B_DQS#1
DDR_B_DQS#5
DDR_B_DQS#7
DDR_B_DQS#0
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#6
DDR_B_DQS#2
DDR_B_DQS7
DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS5
DDR_B_DQS4
DDR_B_DQS3
DDR_B_DQS2
DDR_B_DQS6
DDR_B_DM3
DDR_B_DM0
DDR_B_DM1
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7
DDR_B_DM2
DDR_B_DM4
DDR_B_BS#2
DDR_B_BS#1
DDR_B_BS#0
DDR_A_BS#2
DDR_A_BS#1
DDR_A_BS#0
DDR_A_CAS#
DDR_A_RAS#
DDR_A_WE# DDR_B_CAS#
DDR_B_WE#
DDR_B_RAS#
DDR_A_DQS4
DDR_A_DQS3
DDR_A_DQS1
DDR_A_DQS0
DDR_A_DQS5
DDR_A_DQS2
DDR_A_MA14
DDR_A_MA0
DDR_A_MA1
DDR_A_MA4
DDR_A_MA2
DDR_A_MA3
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA12
DDR_A_MA13
DDR_A_MA11
DDR_A_MA10
DDR_A_D[0..63](14) DDR_B_D[0..63](15)
DDR_A_DM[0..7] (14)
DDR_B_MA[0..14] (15)
DDR_B_DM[0..7] (15)
DDR_B_BS#0 (15)
DDR_B_BS#1 (15)
DDR_B_BS#2 (15)
DDR_A_BS#0 (14)
DDR_A_BS#1 (14)
DDR_A_BS#2 (14)
DDR_A_CAS# (14)
DDR_A_RAS# (14)
DDR_A_WE# (14)
DDR_B_RAS# (15)
DDR_B_CAS# (15)
DDR_B_WE# (15)
DDR_A_DQS[0..7] (14)
DDR_A_DQS#[0..7] (14)
DDR_B_DQS[0..7] (15)
DDR_B_DQS#[0..7] (15)
DDR_A_MA[0..14] (14)
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (2/6)-DDRII
B
9 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (2/6)-DDRII
B
9 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (2/6)-DDRII
B
9 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
DDRSYSTEMMEMORYB
U26E
CANTIGA ES_FCBGA1329GM45@
DDRSYSTEMMEMORYB
U26E
CANTIGA ES_FCBGA1329GM45@
SB_DQ_0AK47
SB_DQ_1AH46
SB_DQ_2AP47
SB_DQ_3AP46
SB_DQ_4AJ46
SB_DQ_5AJ48
SB_DQ_6AM48
SB_DQ_7AP48
SB_DQ_8AU47
SB_DQ_9AU46
SB_DQ_10BA48
SB_DQ_11AY48
SB_DQ_12AT47
SB_DQ_13AR47
SB_DQ_14BA47
SB_DQ_15BC47
SB_DQ_16BC46
SB_DQ_17BC44
SB_DQ_18BG43
SB_DQ_19BF43
SB_DQ_20BE45
SB_DQ_21BC41
SB_DQ_22BF40
SB_DQ_23BF41
SB_DQ_24BG38
SB_DQ_25BF38
SB_DQ_26BH35
SB_DQ_27BG35
SB_DQ_28BH40
SB_DQ_29BG39
SB_DQ_30BG34
SB_DQ_31BH34
SB_DQ_32BH14
SB_DQ_33BG12
SB_DQ_34BH11
SB_DQ_35BG8
SB_DQ_36BH12
SB_DQ_37BF11
SB_DQ_38BF8
SB_DQ_39BG7
SB_DQ_40BC5
SB_DQ_41BC6
SB_DQ_42AY3
SB_DQ_43AY1
SB_DQ_44BF6
SB_DQ_45BF5
SB_DQ_46BA1
SB_DQ_47BD3
SB_DQ_48AV2
SB_DQ_49AU3
SB_DQ_50AR3
SB_DQ_51AN2
SB_DQ_52AY2
SB_DQ_53AV1
SB_DQ_54AP3
SB_DQ_55AR1
SB_DQ_56AL1
SB_DQ_57AL2
SB_DQ_58AJ1
SB_DQ_59AH1
SB_DQ_60AM2
SB_DQ_61AM3
SB_DQ_62AH3
SB_DQ_63AJ3
SB_BS_0 BC16
SB_BS_1 BB17
SB_BS_2 BB33
SB_RAS# AU17
SB_CAS# BG16
SB_WE# BF14
SB_DM_0 AM47
SB_DM_1 AY47
SB_DM_2 BD40
SB_DM_3 BF35
SB_DM_4 BG11
SB_DM_5 BA3
SB_DM_6 AP1
SB_DM_7 AK2
SB_DQS_0 AL47
SB_DQS_1 AV48
SB_DQS_2 BG41
SB_DQS_3 BG37
SB_DQS_4 BH9
SB_DQS_5 BB2
SB_DQS_6 AU1
SB_DQS_7 AN6
SB_DQS#_0 AL46
SB_DQS#_1 AV47
SB_DQS#_2 BH41
SB_DQS#_3 BH37
SB_DQS#_4 BG9
SB_DQS#_5 BC2
SB_DQS#_6 AT2
SB_DQS#_7 AN5
SB_MA_0 AV17
SB_MA_1 BA25
SB_MA_2 BC25
SB_MA_3 AU25
SB_MA_4 AW25
SB_MA_5 BB28
SB_MA_6 AU28
SB_MA_7 AW28
SB_MA_8 AT33
SB_MA_9 BD33
SB_MA_10 BB16
SB_MA_11 AW33
SB_MA_12 AY33
SB_MA_13 BH15
SB_MA_14 AU33
DDRSYSTEMMEMORYA
U26D
CANTIGA ES_FCBGA1329GM45@
DDRSYSTEMMEMORYA
U26D
CANTIGA ES_FCBGA1329GM45@
SA_BS_0 BD21
SA_BS_1 BG18
SA_BS_2 AT25
SA_RAS# BB20
SA_CAS# BD20
SA_WE# AY20
SA_DM_0 AM37
SA_DM_1 AT41
SA_DM_2 AY41
SA_DM_3 AU39
SA_DM_4 BB12
SA_DM_5 AY6
SA_DM_6 AT7
SA_DM_7 AJ5
SA_DQS_0 AJ44
SA_DQS_1 AT44
SA_DQS_2 BA43
SA_DQS_3 BC37
SA_DQS_4 AW12
SA_DQS_5 BC8
SA_DQS_6 AU8
SA_DQS_7 AM7
SA_DQS#_0 AJ43
SA_DQS#_1 AT43
SA_DQS#_2 BA44
SA_DQS#_3 BD37
SA_DQS#_4 AY12
SA_DQS#_5 BD8
SA_DQS#_6 AU9
SA_DQS#_7 AM8
SA_MA_0 BA21
SA_MA_1 BC24
SA_MA_2 BG24
SA_MA_3 BH24
SA_MA_4 BG25
SA_MA_5 BA24
SA_MA_6 BD24
SA_MA_7 BG27
SA_MA_8 BF25
SA_MA_9 AW24
SA_MA_10 BC21
SA_MA_11 BG26
SA_MA_12 BH26
SA_MA_13 BH17
SA_MA_14 AY25
SA_DQ_0AJ38
SA_DQ_1AJ41
SA_DQ_2AN38
SA_DQ_3AM38
SA_DQ_4AJ36
SA_DQ_5AJ40
SA_DQ_6AM44
SA_DQ_7AM42
SA_DQ_8AN43
SA_DQ_9AN44
SA_DQ_10AU40
SA_DQ_11AT38
SA_DQ_12AN41
SA_DQ_13AN39
SA_DQ_14AU44
SA_DQ_15AU42
SA_DQ_16AV39
SA_DQ_17AY44
SA_DQ_18BA40
SA_DQ_19BD43
SA_DQ_20AV41
SA_DQ_21AY43
SA_DQ_22BB41
SA_DQ_23BC40
SA_DQ_24AY37
SA_DQ_25BD38
SA_DQ_26AV37
SA_DQ_27AT36
SA_DQ_28AY38
SA_DQ_29BB38
SA_DQ_30AV36
SA_DQ_31AW36
SA_DQ_32BD13
SA_DQ_33AU11
SA_DQ_34BC11
SA_DQ_35BA12
SA_DQ_36AU13
SA_DQ_37AV13
SA_DQ_38BD12
SA_DQ_39BC12
SA_DQ_40BB9
SA_DQ_41BA9
SA_DQ_42AU10
SA_DQ_43AV9
SA_DQ_44BA11
SA_DQ_45BD9
SA_DQ_46AY8
SA_DQ_47BA6
SA_DQ_48AV5
SA_DQ_49AV7
SA_DQ_50AT9
SA_DQ_51AN8
SA_DQ_52AU5
SA_DQ_53AU6
SA_DQ_54AT5
SA_DQ_55AN10
SA_DQ_56AM11
SA_DQ_57AM5
SA_DQ_58AJ9
SA_DQ_59AJ8
SA_DQ_60AN12
SA_DQ_61AM13
SA_DQ_62AJ11
SA_DQ_63AJ12
10. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
GM_ENVDD
GMCH_ENBKL
GMCH_CRT_R
GMCH_CRT_G
GMCH_CRT_B
GMCH_CRT_G
GMCH_CRT_B
GMCH_CRT_R
PEGCOMP
GMCH_CRT_DATA
GMCH_CRT_CLK
PCIE_GTX_C_MRX_P11
PCIE_GTX_C_MRX_P9
PCIE_GTX_C_MRX_P8
PCIE_GTX_C_MRX_P3
PCIE_GTX_C_MRX_P1
PCIE_GTX_C_MRX_P10
PCIE_GTX_C_MRX_P7
PCIE_GTX_C_MRX_P12
PCIE_GTX_C_MRX_P4
PCIE_GTX_C_MRX_P14
PCIE_GTX_C_MRX_P6
PCIE_GTX_C_MRX_P15
PCIE_GTX_C_MRX_P13
PCIE_GTX_C_MRX_P5
PCIE_GTX_C_MRX_P0
PCIE_GTX_C_MRX_P2
PCIE_GTX_C_MRX_N11
PCIE_GTX_C_MRX_N8
PCIE_GTX_C_MRX_N10
PCIE_GTX_C_MRX_N9
PCIE_GTX_C_MRX_N5
PCIE_GTX_C_MRX_N14
PCIE_GTX_C_MRX_N12
PCIE_GTX_C_MRX_N13
PCIE_GTX_C_MRX_N15
PCIE_GTX_C_MRX_N1
PCIE_GTX_C_MRX_N3
PCIE_GTX_C_MRX_N7
PCIE_GTX_C_MRX_N2
PCIE_GTX_C_MRX_N4
PCIE_GTX_C_MRX_N6
PCIE_GTX_C_MRX_N0
PCIE_MTX_C_GRX_P[0..15]
PCIE_MTX_C_GRX_N[0..15]
PCIE_GTX_C_MRX_N[0..15]
PCIE_GTX_C_MRX_P[0..15]
PCIE_MTX_GRX_N2
PCIE_MTX_GRX_N1
PCIE_MTX_GRX_N4
PCIE_MTX_GRX_N0
PCIE_MTX_GRX_N7
PCIE_MTX_GRX_N3
PCIE_MTX_GRX_N5
PCIE_MTX_GRX_N8
PCIE_MTX_GRX_N9
PCIE_MTX_GRX_N10
PCIE_MTX_GRX_N6
PCIE_MTX_GRX_N11
PCIE_MTX_GRX_N12
PCIE_MTX_GRX_N15
PCIE_MTX_GRX_N14
PCIE_MTX_GRX_N13
PCIE_MTX_C_GRX_N7
PCIE_MTX_C_GRX_N1
PCIE_MTX_C_GRX_N2
PCIE_MTX_C_GRX_N4
PCIE_MTX_C_GRX_N8
PCIE_MTX_C_GRX_N10
PCIE_MTX_C_GRX_N0
PCIE_MTX_C_GRX_N9
PCIE_MTX_C_GRX_N5
PCIE_MTX_C_GRX_N3
PCIE_MTX_C_GRX_N12
PCIE_MTX_C_GRX_N14
PCIE_MTX_C_GRX_N6
PCIE_MTX_C_GRX_N11
PCIE_MTX_C_GRX_N15
PCIE_MTX_C_GRX_N13
PCIE_MTX_GRX_P1
PCIE_MTX_GRX_P7
PCIE_MTX_GRX_P2
PCIE_MTX_GRX_P3
PCIE_MTX_GRX_P0
PCIE_MTX_GRX_P4
PCIE_MTX_GRX_P5
PCIE_MTX_GRX_P8
PCIE_MTX_GRX_P11
PCIE_MTX_GRX_P10
PCIE_MTX_GRX_P9
PCIE_MTX_GRX_P6
PCIE_MTX_GRX_P15
PCIE_MTX_GRX_P14
PCIE_MTX_C_GRX_P7
PCIE_MTX_C_GRX_P1
PCIE_MTX_C_GRX_P2
PCIE_MTX_GRX_P13
PCIE_MTX_GRX_P12
PCIE_MTX_C_GRX_P5
PCIE_MTX_C_GRX_P4
PCIE_MTX_C_GRX_P0
PCIE_MTX_C_GRX_P3
PCIE_MTX_C_GRX_P15
PCIE_MTX_C_GRX_P9
PCIE_MTX_C_GRX_P6
PCIE_MTX_C_GRX_P10
PCIE_MTX_C_GRX_P11
PCIE_MTX_C_GRX_P8
PCIE_MTX_C_GRX_P12
PCIE_MTX_C_GRX_P13
PCIE_MTX_C_GRX_P14
PCIE_MTX_GRX_P3
PCIE_MTX_GRX_P1
PCIE_GTX_C_MRX_P3
PCIE_MTX_GRX_N2
PCIE_MTX_GRX_N0
PCIE_MTX_GRX_P2
PCIE_MTX_GRX_P0
PCIE_MTX_GRX_N3
PCIE_MTX_GRX_N1
TVC_DAC
TVB_DAC
TVA_DAC
TVB_DAC
TVA_DAC
TVC_DAC
LVDS_SDA
LVDS_SCL
LVDS_A0
LVDS_A1#
LVDS_A2#
LVDS_A1
LVDS_A2
LVDS_A0#
LVDS_ACLK#
LVDS_ACLK
LVDS_SDA
LVDS_SCL
GMCH_CRT_B(25)
GMCH_CRT_G(25)
GMCH_CRT_R(25)
GMCH_CRT_DATA(25)
PCIE_MTX_C_GRX_N[0..15] (16)
PCIE_GTX_C_MRX_P[0..15] (16)
PCIE_GTX_C_MRX_N[0..15] (16)
PCIE_MTX_C_GRX_P[0..15] (16)
GMCH_ENBKL(24)
GM_ENVDD(24)
GMCH_CRT_CLK(25)
TMDS_B_CLK (23)
TMDS_B_CLK# (23)
TMDS_B_DATA0 (23)
TMDS_B_DATA0# (23)
TMDS_B_DATA1 (23)
TMDS_B_DATA1# (23)
TMDS_B_DATA2 (23)
TMDS_B_DATA2# (23)
TMDS_B_HPD# (23)
LVDS_SDA(24)
LVDS_SCL(24)
LVDS_ACLK#(24)
LVDS_ACLK(24)
LVDS_A1#(24)
LVDS_A2#(24)
LVDS_A0#(24)
LVDS_A1(24)
LVDS_A2(24)
LVDS_A0(24)
GMCH_CRT_VSYNC(25)
GMCH_CRT_HSYNC(25)
+3VS
+VCC_PEG
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (3/6)-VGA/LVDS/TV
Custom
10 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (3/6)-VGA/LVDS/TV
Custom
10 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (3/6)-VGA/LVDS/TV
Custom
10 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Please check Power
source if want
support IAMT
Layout Note: Place 150
Ohmtermination resistors
close to GMCH
Note: All LVDS data
signals/and it's compliments
should be routed
Differentially
For Calero: 1.5Kohm
For Crestline:2.4kohm
For Calero: 255ohm
For Crestline:1.3kohm
PEGCOMP trace width
and spacing is 20/25 mils.
Place the resistor within 500mils
(1.27mm)of the (G)MCH
For Cantiga:1.02kohm
For Cantiga:2.37kohm
20mil
000 = FSB 1066MHz
CFG[4:3] Reserved
CFG6
0 = The iTPM Host Interface is enable
1 = The iTPM Host Interface is disable
*
Reserved
CFG10 (PCIE Lookback enable)
(Default)11 = Normal Operation
10 = All Z Mode Enabled
00 = Reserved
01 = XOR Mode Enabled
*
0 = Enable
1 = Disable
*
CFG9
(PCIE Graphics Lane Reversal)
CFG[2:0] FSB Freq select
Reserved
ReservedCFG[15:14]
Strap Pin Table
ReservedCFG[18:17]
(Lane number in Order)
Others = Reserved
011 = FSB 667MHz
010 = FSB 800MHz
*
1 = Reverse Lane
0 = Reverse Lane,15->0, 14->1
1 = Enabled
0 = Normal Operation
0 = Disabled
*
0 = DMI x 2
*
*
1 = PCIE/SDVO are operating simu.
0 = Only PCIE or SDVO is operational. *
1 = Normal Operation,Lane Number in order
1 = DMI x 4
0 =(TLS)chiper suite with no confidentiality
1 =(TLS)chiper suite with confidentiality
CFG5 (DMI select)
CFG19 (DMI Lane Reversal)
CFG16 (FSB Dynamic ODT)
CFG6
CFG7 (Intel Management
Engine Crypto strap)
CFG20 (PCIE/SDVO concurrent)
CFG11
CFG[13:12] (XOR/ALLZ)
CFG8
C371 0.1U_0402_10V7KPM@C371 0.1U_0402_10V7KPM@1 2
C673 0.1U_0402_10V7KGM_HDMI@C673 0.1U_0402_10V7KGM_HDMI@1 2
R132
0_0402_5%
PM@
R132
0_0402_5%
PM@
C347 0.1U_0402_10V7KPM@C347 0.1U_0402_10V7KPM@1 2
C349 0.1U_0402_10V7KPM@C349 0.1U_0402_10V7KPM@1 2
R122
0_0402_5%
PM@
R122
0_0402_5%
PM@
C363 0.1U_0402_10V7KPM@C363 0.1U_0402_10V7KPM@1 2
C669 0.1U_0402_10V7KGM_HDMI@C669 0.1U_0402_10V7KGM_HDMI@1 2
T72T72
C317 0.1U_0402_10V7KPM@C317 0.1U_0402_10V7KPM@1 2
R127
0_0402_5%
PM@
R127
0_0402_5%
PM@
R124 150_0402_1%
GM@
R124 150_0402_1%
GM@1 2
R138
1.02K_0402_1%
GM@
R138
1.02K_0402_1%
GM@
12
T1T1
C375 0.1U_0402_10V7KPM@C375 0.1U_0402_10V7KPM@1 2
LVDSTVVGA
PCI-EXPRESSGRAPHICS
U26C
CANTIGA ES_FCBGA1329
GM45@
LVDSTVVGA
PCI-EXPRESSGRAPHICS
U26C
CANTIGA ES_FCBGA1329
GM45@
PEG_COMPI T37
PEG_COMPO T36
PEG_RX#_0 H44
PEG_RX#_1 J46
PEG_RX#_2 L44
PEG_RX#_3 L40
PEG_RX#_4 N41
PEG_RX#_5 P48
PEG_RX#_6 N44
PEG_RX#_7 T43
PEG_RX#_8 U43
PEG_RX#_9 Y43
PEG_RX#_10 Y48
PEG_RX#_11 Y36
PEG_RX#_12 AA43
PEG_RX#_13 AD37
PEG_RX#_14 AC47
PEG_RX#_15 AD39
PEG_RX_0 H43
PEG_RX_1 J44
PEG_RX_2 L43
PEG_RX_3 L41
PEG_RX_4 N40
PEG_RX_5 P47
PEG_RX_6 N43
PEG_RX_7 T42
PEG_RX_8 U42
PEG_RX_9 Y42
PEG_RX_10 W47
PEG_RX_11 Y37
PEG_RX_12 AA42
PEG_RX_13 AD36
PEG_RX_14 AC48
PEG_RX_15 AD40
PEG_TX#_0 J41
PEG_TX#_1 M46
PEG_TX#_2 M47
PEG_TX#_3 M40
PEG_TX#_4 M42
PEG_TX#_5 R48
PEG_TX#_6 N38
PEG_TX#_7 T40
PEG_TX#_8 U37
PEG_TX#_9 U40
PEG_TX#_10 Y40
PEG_TX#_11 AA46
PEG_TX#_12 AA37
PEG_TX#_13 AA40
PEG_TX#_14 AD43
PEG_TX#_15 AC46
PEG_TX_0 J42
PEG_TX_1 L46
PEG_TX_2 M48
PEG_TX_3 M39
PEG_TX_4 M43
PEG_TX_5 R47
PEG_TX_6 N37
PEG_TX_7 T39
PEG_TX_8 U36
PEG_TX_9 U39
PEG_TX_10 Y39
PEG_TX_11 Y46
PEG_TX_12 AA36
PEG_TX_13 AA39
PEG_TX_14 AD42
PEG_TX_15 AD46
L_BKLT_CTRLL32
L_BKLT_ENG32
L_CTRL_CLKM32
L_CTRL_DATAM33
L_DDC_CLKK33
L_DDC_DATAJ33
L_VDD_ENM29
LVDS_IBGC44
LVDS_VBGB43
LVDS_VREFHE37
LVDS_VREFLE38
LVDSA_CLK#C41
LVDSA_CLKC40
LVDSB_CLK#B37
LVDSB_CLKA37
LVDSA_DATA#_0H47
LVDSA_DATA#_1E46
LVDSA_DATA#_2G40
LVDSA_DATA#_3A40
LVDSA_DATA_0H48
LVDSA_DATA_1D45
LVDSA_DATA_2F40
LVDSA_DATA_3B40
LVDSB_DATA#_0A41
LVDSB_DATA#_1H38
LVDSB_DATA#_2G37
LVDSB_DATA#_3J37
LVDSB_DATA_0B42
LVDSB_DATA_1G38
LVDSB_DATA_2F37
LVDSB_DATA_3K37
TVA_DACF25
TVB_DACH25
TVC_DACK25
TV_RTNH24
TV_DCONSEL_0C31
TV_DCONSEL_1E32
CRT_BLUEE28
CRT_GREENG28
CRT_REDJ28
CRT_IRTNG29
CRT_DDC_CLKH32
CRT_DDC_DATAJ32
CRT_HSYNCJ29
CRT_TVO_IREFE29
CRT_VSYNCL29
T93T93
C356 0.1U_0402_10V7KPM@C356 0.1U_0402_10V7KPM@1 2
R139
0_0402_5%
PM@
R139
0_0402_5%
PM@
C303 0.1U_0402_10V7KPM@C303 0.1U_0402_10V7KPM@1 2
C358 0.1U_0402_10V7KPM@C358 0.1U_0402_10V7KPM@1 2
R121 75_0402_5%
GM@
R121 75_0402_5%
GM@
12
R140
0_0402_5%
PM@
R140
0_0402_5%
PM@
C670 0.1U_0402_10V7KGM_HDMI@C670 0.1U_0402_10V7KGM_HDMI@1 2
C372 0.1U_0402_10V7KPM@C372 0.1U_0402_10V7KPM@1 2
R640 0_0402_5%
GM_HDMI@
R640 0_0402_5%
GM_HDMI@
1 2
C368 0.1U_0402_10V7KPM@C368 0.1U_0402_10V7KPM@1 2
C271 0.1U_0402_10V7KPM@C271 0.1U_0402_10V7KPM@1 2
C314 0.1U_0402_10V7KPM@C314 0.1U_0402_10V7KPM@1 2
C354 0.1U_0402_10V7KPM@C354 0.1U_0402_10V7KPM@1 2
C344 0.1U_0402_10V7KPM@C344 0.1U_0402_10V7KPM@1 2
R138
0_0402_5%
PM@
R138
0_0402_5%
PM@
R124
0_0402_5%
PM@
R124
0_0402_5%
PM@
R127 75_0402_5%
GM@
R127 75_0402_5%
GM@
12
C366 0.1U_0402_10V7KPM@C366 0.1U_0402_10V7KPM@1 2
C663 0.1U_0402_10V7KGM_HDMI@C663 0.1U_0402_10V7KGM_HDMI@1 2
R123 150_0402_1%
GM@
R123 150_0402_1%
GM@1 2
T73T73
R203 33_0402_1%GM@R203 33_0402_1%GM@
C311 0.1U_0402_10V7KPM@C311 0.1U_0402_10V7KPM@1 2
C661 0.1U_0402_10V7KGM_HDMI@C661 0.1U_0402_10V7KGM_HDMI@1 2
C343 0.1U_0402_10V7KPM@C343 0.1U_0402_10V7KPM@1 2
C325 0.1U_0402_10V7KPM@C325 0.1U_0402_10V7KPM@1 2
R167 2.37K_0402_1%R167 2.37K_0402_1%
1 2
C277 0.1U_0402_10V7KPM@C277 0.1U_0402_10V7KPM@1 2
R204 33_0402_1%GM@R204 33_0402_1%GM@
C296 0.1U_0402_10V7KPM@C296 0.1U_0402_10V7KPM@1 2
C346 0.1U_0402_10V7KPM@C346 0.1U_0402_10V7KPM@1 2
R213 10K_0402_5%R213 10K_0402_5%1 2
R90 2.2K_0402_5%GM@R90 2.2K_0402_5%GM@1 2
C674 0.1U_0402_10V7KGM_HDMI@C674 0.1U_0402_10V7KGM_HDMI@1 2
C662 0.1U_0402_10V7KGM_HDMI@C662 0.1U_0402_10V7KGM_HDMI@1 2
C352 0.1U_0402_10V7KPM@C352 0.1U_0402_10V7KPM@1 2
C336 0.1U_0402_10V7KPM@C336 0.1U_0402_10V7KPM@1 2
C315 0.1U_0402_10V7KPM@C315 0.1U_0402_10V7KPM@1 2
R91 2.2K_0402_5%
GM@
R91 2.2K_0402_5%
GM@
1 2
R122 75_0402_5%
GM@
R122 75_0402_5%
GM@
12
R123
0_0402_5%
PM@
R123
0_0402_5%
PM@
T94T94
R132 150_0402_1%
GM@
R132 150_0402_1%
GM@1 2
C359 0.1U_0402_10V7KPM@C359 0.1U_0402_10V7KPM@1 2
C373 0.1U_0402_10V7KPM@C373 0.1U_0402_10V7KPM@1 2
R159 10K_0402_5%R159 10K_0402_5%1 2
C351 0.1U_0402_10V7KPM@C351 0.1U_0402_10V7KPM@1 2
C658 0.1U_0402_10V7KGM_HDMI@C658 0.1U_0402_10V7KGM_HDMI@1 2
C367 0.1U_0402_10V7KPM@C367 0.1U_0402_10V7KPM@1 2
R163
49.9_0402_1%
R163
49.9_0402_1%
1 2
C348 0.1U_0402_10V7KPM@C348 0.1U_0402_10V7KPM@1 2
C322 0.1U_0402_10V7KPM@C322 0.1U_0402_10V7KPM@1 2
R121
0_0402_5%
PM@
R121
0_0402_5%
PM@
C364 0.1U_0402_10V7KPM@C364 0.1U_0402_10V7KPM@1 2
11. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCCP
+3VS_DAC_BG
+3VS_DAC_CRT
+1.05VS_MPLL
+1.05VS_DPLLB
+1.05VS_HPLL
+1.05VS_DPLLA
+3VS +3VS_DAC_BG
+3VS +3VS_DAC_CRT
+1.8V_TXLVDS
+1.5VS_PEG_BG
+1.5VS
+1.05VS_PEGPLL
+1.05VS_A_SM
+VCCP
+1.05VS_A_SM_CK
+3VS_TVDAC
+1.5VS
+1.5VS_TVDAC
+1.5VS_QDAC
+1.05VS_PEGPLL
+1.05VS_HPLL
+1.8V_LVDS
+3VS_TVDAC
+1.5VS
+1.5VS_QDAC
+1.8VS
+1.8V_LVDS
+1.8V_TXLVDS
+1.8VS
+1.5V_SM_CK
+1.8V_TXLVDS
+3VS_HV
+VCC_PEG
+1.05VS_HPLL
+1.05VS_MPLL
+VCC_PEG
+VCCP
+1.05VS_PEGPLL
+VCCP+V1.05VS_AXF
+1.5V+1.5V_SM_CK
+1.05VS_DPLLA
+1.05VS_DPLLB
+VCCP
+VCCP
+VCCP
+3VS
+VCCP_D
+3VS_HV
+VCCP
+VCCP
+VCCP
+3VS
+VCC_DMI
+VCCP
+VCC_DMI
+V1.05VS_AXF
+1.5VS_TVDAC +1.5VS
+1.5VS_HDA
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Crestline GMCH (4/6)-VCC
Custom
11 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Crestline GMCH (4/6)-VCC
Custom
11 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Crestline GMCH (4/6)-VCC
Custom
11 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
20 mils
40 mils
20mils
0316 add
VCCA_CRT_DAC: 73mA (0.1UF*1, 0.01UF*1)
VCCA_DAC_BG: 2.68mA (0.1UF*1, 0.01UF*1)
+1.05VS_DPLLA
+1.05VS_DPLLB: 64.8mA
(470UF*1, 0.1UF*1)
+1.05VS_HPLL: 24mA
(4.7UF*1, 0.1UF*1)
1.05VS_MPLL: 139.2mA
(22UF*1, 0.1UF*1)
+1.8V_TXLVDS: 118.8mA
(22UF*1, 1000PF*1)
+1.5VS_PEG_PLL: 50mA
(0.1UF*1)
+1.5VS_PEG_BG: 0.414mA
(0.1UF*1)
VCCA_SM:720mA
(22UF*2, 4.7UF*1, 1UF*1)
VCCA_SM_CK: 220mA
(22UF*1, 2.2UF*1, 0.1UF*1)
+3VS_TVDAC: 40mA
(0.1UF*1, 0.01UF*1 for
each DAC)
VCC_HDA: 50mA
(0.1UF*1)
VCCD_TVDAC: 58.696mA
(0.1UF*1, 0.01UF*1)
VCCD_QDAC: 48.363mA
(0.1UF*1, 0.01UF*1)
1.8V_LVDS: 60.311111mA
(1UF*1)
VCC_AXF: 321.35mA
(10UF*1, 1UF*1)
VCC_SM_CK: 119.85mA
(10UF*1, 0.1UF*1)
VCC_DMI: 456mA
(0.1UF*1)
0316 add
R134
0_0603_5%
R134
0_0603_5%
12
R151
MCK3225151YZF 1210
GM@
R151
MCK3225151YZF 1210
GM@
1 2
C102
1U_0603_10V4Z
C102
1U_0603_10V4Z
1
2
C323
10U_0805_10V4Z
C323
10U_0805_10V4Z
1
2
R158
10_0402_5%
@R158
10_0402_5%
@
12
R191
MCK3225151YZF 1210
GM@
R191
MCK3225151YZF 1210
GM@
1 2
R120
0_0603_5%
GM@
R120
0_0603_5%
GM@
1 2
C608
0.1U_0402_16V4Z
C608
0.1U_0402_16V4Z
1
2
C644
10U_0805_10V4Z
@
C644
10U_0805_10V4Z
@
1
2
C637
0_0402_5%
PM@
C637
0_0402_5%
PM@
C312
0_0402_5%
PM@
C312
0_0402_5%
PM@
C639
10U_0805_10V4Z
GM@
C639
10U_0805_10V4Z
GM@
1
2
U26
PM
PM@
U26
PM
PM@
+
C605
220U_D2_4VY_R15M
@
+
C605
220U_D2_4VY_R15M
@
1
2
R166
0_0603_5%
R166
0_0603_5%
12
R117
0_0603_5%
GM@
R117
0_0603_5%
GM@
1 2
C649
0.1U_0402_16V4Z
C649
0.1U_0402_16V4Z
1
2
C94
0.47U_0402_6.3V6K
C94
0.47U_0402_6.3V6K
1
2
+
C339
220U_D2_4VM
+
C339
220U_D2_4VM
1
2
C221
10U_0805_10V4Z
GM@
C221
10U_0805_10V4Z
GM@
1
2
C208
0.01U_0402_16V7K
PM@
C208
0.01U_0402_16V7K
PM@
R208
0_0603_5%
GM@
R208
0_0603_5%
GM@
12
C631
1U_0603_10V4Z
C631
1U_0603_10V4Z
1
2
C629
10U_0805_10V4Z
C629
10U_0805_10V4Z
1
2
C181
0.022U_0402_16V7K
GM@
C181
0.022U_0402_16V7K
GM@
1
2
+
C747
220U_D2_4VM
+
C747
220U_D2_4VM
1
2
C627
10U_0805_10V4Z
C627
10U_0805_10V4Z
1
2
C603
2.2U_0603_6.3V4Z
C603
2.2U_0603_6.3V4Z
1
2
C206
0.1U_0402_16V4Z
GM@
C206
0.1U_0402_16V4Z
GM@
1
2
R2
0_0402_5%
PM@
R2
0_0402_5%
PM@
12
R2
0_0402_5%
GM_NOHDMI@
R2
0_0402_5%
GM_NOHDMI@
R496
0_0805_5%
R496
0_0805_5%
1 2
C353
10U_0805_10V4Z
C353
10U_0805_10V4Z
1
2
U26
GL40
GL40@
U26
GL40
GL40@
R1
0_0603_5%
GM_HDMI@
R1
0_0603_5%
GM_HDMI@
1 2
C195
0.1U_0402_16V4Z
GM@
C195
0.1U_0402_16V4Z
GM@
1
2
R115
0_0603_5%
GM@
R115
0_0603_5%
GM@
1 2
R495
0_0603_5%
R495
0_0603_5%
1 2
C226
10U_0805_10V4Z
GM@
C226
10U_0805_10V4Z
GM@
1
2
R202
0_0805_5%
R202
0_0805_5%
12
R473
MBK2012121YZF_0805
R473
MBK2012121YZF_0805
12
C1
0.1U_0402_16V4Z
GM_HDMI@
C1
0.1U_0402_16V4Z
GM_HDMI@
1
2
C214
1U_0603_10V4Z
C214
1U_0603_10V4Z
1
2
POWER
CRTPLLALVDSAPEG
ASM
VTTAXF
SMCK
VTTLF
LVDSDTV/CRT
TV
DMIPEG
HDA
ACK
HV
U26H
CANTIGA ES_FCBGA1329GM45@
POWER
CRTPLLALVDSAPEG
ASM
VTTAXF
SMCK
VTTLF
LVDSDTV/CRT
TV
DMIPEG
HDA
ACK
HV
U26H
CANTIGA ES_FCBGA1329GM45@
VTT_1
U13
VTT_2
T13
VTT_3
U12
VTT_4
T12
VTT_5
U11
VTT_6
T11
VTT_7
U10
VTT_8
T10
VTT_9
U9
VTT_10 T9
VTT_11 U8
VTT_12 T8
VTT_13
U7
VTT_14
T7
VTT_15 U6
VTT_16
T6
VTT_17 U5
VTT_18 T5
VTT_19
V3
VTT_20
U3
VTT_21
V2
VTT_22
U2
VTT_23
T2
VTT_24 V1
VTT_25 U1
VCC_AXF_1
B22
VCC_AXF_2
B21
VCC_AXF_3
A21
VCC_SM_CK_1 BF21
VCC_SM_CK_2 BH20
VCC_SM_CK_3 BG20
VCC_SM_CK_4 BF20
VCC_TX_LVDS K47
VCC_HV_1
C35
VCC_HV_2
B35
VCC_HV_3
A35
VCC_PEG_1
V48
VCC_PEG_2
U48
VCC_PEG_3 V47
VCC_PEG_4 U47
VCC_PEG_5 U46
VCC_DMI_1
AH48
VCC_DMI_2
AF48
VCC_DMI_3
AH47
VCC_DMI_4
AG47
VTTLF1
A8
VTTLF2
L1
VTTLF3
AB2
VCCA_CRT_DAC_1
B27
VCCA_CRT_DAC_2
A26
VCCA_DAC_BG
A25
VSSA_DAC_BG
B25
VCCA_DPLLA
F47
VCCA_DPLLBL48
VCCA_HPLLAD1
VCCA_MPLL
AE1
VCCA_LVDS
J48
VSSA_LVDSJ47
VCCA_PEG_BGAD48
VCCA_PEG_PLL
AA48
VCCA_SM_1AR20
VCCA_SM_2
AP20
VCCA_SM_3AN20
VCCA_SM_4AR17
VCCA_SM_5AP17
VCCA_SM_6
AN17
VCCA_SM_7
AT16
VCCA_SM_8
AR16
VCCA_SM_9
AP16
VCCA_SM_CK_1AP28
VCCA_SM_CK_2
AN28
VCCA_SM_CK_3
AP25
VCCA_SM_CK_4
AN25
VCCA_SM_CK_5AN24
VCCA_SM_CK_NCTF_1
AM28
VCCA_SM_CK_NCTF_2
AM26
VCCA_SM_CK_NCTF_3
AM25
VCCA_SM_CK_NCTF_4
AL25
VCCA_SM_CK_NCTF_5
AM24
VCCA_SM_CK_NCTF_6
AL24
VCCA_SM_CK_NCTF_7
AM23
VCCA_SM_CK_NCTF_8
AL23
VCCA_TV_DAC_1B24
VCCA_TV_DAC_2
A24
VCC_HDA
A32
VCCD_TVDAC
M25
VCCD_QDACL28
VCCD_HPLL
AF1
VCCD_PEG_PLL
AA47
VCCD_LVDS_1
M38
VCCD_LVDS_2
L37
C198
10U_0805_10V4Z
GM@
C198
10U_0805_10V4Z
GM@
1
2
L1
BLM18PG121SN1D_0603
L1
BLM18PG121SN1D_0603
12
C300
1000P_0402_50V7K
@C300
1000P_0402_50V7K
@
1
2
C171
0.1U_0402_16V4Z
GM@
C171
0.1U_0402_16V4Z
GM@
1
2
R157
0_0402_5%
R157
0_0402_5%
12
C628
0.1U_0402_16V4Z
C628
0.1U_0402_16V4Z
1
2
C301
0.1U_0402_16V4Z
C301
0.1U_0402_16V4Z
1
2
C265
4.7U_0805_10V4Z
C265
4.7U_0805_10V4Z
1
2
C795
10U_0805_10V4Z
C795
10U_0805_10V4Z
1
2
C180
0.022U_0402_16V7K
GM@
C180
0.022U_0402_16V7K
GM@
1
2
C638
0.022U_0402_16V7K
GM@
C638
0.022U_0402_16V7K
GM@1
2
C310
10U_0805_10V4Z
GM@
C310
10U_0805_10V4Z
GM@
1
2
C208
1U_0402_6.3V4Z
GM@
C208
1U_0402_6.3V4Z
GM@
1
2
C207
0.1U_0402_16V4Z
C207
0.1U_0402_16V4Z
1
2
C299
0_0402_5%
PM@
C299
0_0402_5%
PM@
C1260.47U_0402_6.3V6KC1260.47U_0402_6.3V6K
1
2
R136
0_0603_5%
GM@
R136
0_0603_5%
GM@
12
R474
MBK2012121YZF_0805
R474
MBK2012121YZF_0805
12
C342
0.1U_0402_16V4Z
C342
0.1U_0402_16V4Z
1
2
C609
0.1U_0402_16V4Z
C609
0.1U_0402_16V4Z
1
2
R142
0_0603_5%
R142
0_0603_5%
12
C275
10U_0805_10V4Z
GM@
C275
10U_0805_10V4Z
GM@
1
2
R108
0_0805_5%
R108
0_0805_5%
1 2
C355
2.2U_0603_6.3V4Z
C355
2.2U_0603_6.3V4Z
1
2
C637
0.1U_0402_16V4Z
GM@
C637
0.1U_0402_16V4Z
GM@
1
2
C278
0_0402_5%
PM@
C278
0_0402_5%
PM@
C211
10U_0805_10V4Z
C211
10U_0805_10V4Z
1
2
C96
4.7U_0805_10V4Z
C96
4.7U_0805_10V4Z
1
2
C136
4.7U_0805_10V4Z
C136
4.7U_0805_10V4Z
1
2
C370
10U_0805_10V4Z
GM@
C370
10U_0805_10V4Z
GM@
1
2
C299
1000P_0402_50V7K
GM@
C299
1000P_0402_50V7K
GM@
1
2
C213
0.022U_0402_16V7K
GM@
C213
0.022U_0402_16V7K
GM@
1
2
C181
0_0402_5%
PM@
C181
0_0402_5%
PM@
C210
0.1U_0402_16V4Z
C210
0.1U_0402_16V4Z
1
2
C237
0_0603_5%
PM@
C237
0_0603_5%
PM@
D1
CH751H-40PT_SOD323-2
@D1
CH751H-40PT_SOD323-2
@
2 1
C180
0_0402_5%
PM@
C180
0_0402_5%
PM@
C206
0_0402_5%
PM@
C206
0_0402_5%
PM@
C618
0.47U_0402_6.3V6K
C618
0.47U_0402_6.3V6K
1
2
C337
1U_0603_10V4Z
C337
1U_0603_10V4Z
1
2
C312
0.1U_0402_16V4Z
GM@
C312
0.1U_0402_16V4Z
GM@
1
2
C278
0.1U_0402_16V4Z
GM@
C278
0.1U_0402_16V4Z
GM@
1
2
C194
1U_0402_6.3V4Z
C194
1U_0402_6.3V4Z
1
2
C604
2.2U_0603_6.3V4Z
C604
2.2U_0603_6.3V4Z
1
2
R137
0_0603_5%
GM@
R137
0_0603_5%
GM@
12
C87
10U_0805_10V4Z
C87
10U_0805_10V4Z
1
2
C237
1U_0603_10V4Z
GM@
C237
1U_0603_10V4Z
GM@
1
2
C611
0.47U_0402_6.3V6K
C611
0.47U_0402_6.3V6K
1
2
12. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VCCSM_LF2
VCCSM_LF3
VCCSM_LF1
VCCSM_LF6
VCCSM_LF7
VCCSM_LF4
VCCSM_LF5
+VCCP
+VCCP
+1.5V
+VCCP +AXG_CORE
+AXG_CORE
+AXG_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Crestline GMCH (5/6)-VCC
Custom
12 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Crestline GMCH (5/6)-VCC
Custom
12 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Crestline GMCH (5/6)-VCC
Custom
12 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Check : power
1782mA
C193
0.22U_0402_10V4Z
C193
0.22U_0402_10V4Z
1
2
C129
0.22U_0402_10V4Z
GM@
C129
0.22U_0402_10V4Z
GM@
1
2
C197
0.1U_0402_16V4Z
GM@
C197
0.1U_0402_16V4Z
GM@
1
2
C1210.1U_0402_16V4ZC1210.1U_0402_16V4Z
1
2
POWER
VCCCORE
VCCNCTF
U26G
CANTIGA ES_FCBGA1329GM45@
POWER
VCCCORE
VCCNCTF
U26G
CANTIGA ES_FCBGA1329GM45@
VCC_1AG34
VCC_2AC34
VCC_3
AB34
VCC_4
AA34
VCC_5Y34
VCC_6
V34
VCC_7U34
VCC_8AM33
VCC_9
AK33
VCC_10AJ33
VCC_11
AG33
VCC_12AF33
VCC_13AE33
VCC_14
AC33
VCC_15AA33
VCC_16
Y33
VCC_17
W33
VCC_18
V33
VCC_19U33
VCC_20AH28
VCC_21
AF28
VCC_22AC28
VCC_23
AA28
VCC_24
AJ26
VCC_25AG26
VCC_26AE26
VCC_27
AC26
VCC_28
AH25
VCC_29AG25
VCC_30
AF25
VCC_31
AG24
VCC_32AJ23
VCC_33AH23
VCC_34
AF23
VCC_35T32
VCC_NCTF_1
AM32
VCC_NCTF_2 AL32
VCC_NCTF_3 AK32
VCC_NCTF_4
AJ32
VCC_NCTF_5 AH32
VCC_NCTF_6
AG32
VCC_NCTF_7 AE32
VCC_NCTF_8
AC32
VCC_NCTF_9 AA32
VCC_NCTF_10
Y32
VCC_NCTF_11 W32
VCC_NCTF_12
U32
VCC_NCTF_13
AM30
VCC_NCTF_14
AL30
VCC_NCTF_15
AK30
VCC_NCTF_16
AH30
VCC_NCTF_17
AG30
VCC_NCTF_18 AF30
VCC_NCTF_19
AE30
VCC_NCTF_20
AC30
VCC_NCTF_21
AB30
VCC_NCTF_22
AA30
VCC_NCTF_23
Y30
VCC_NCTF_24
W30
VCC_NCTF_25 V30
VCC_NCTF_26
U30
VCC_NCTF_27
AL29
VCC_NCTF_28
AK29
VCC_NCTF_29
AJ29
VCC_NCTF_30
AH29
VCC_NCTF_31 AG29
VCC_NCTF_32 AE29
VCC_NCTF_33
AC29
VCC_NCTF_34 AA29
VCC_NCTF_35
Y29
VCC_NCTF_36
W29
VCC_NCTF_37
V29
VCC_NCTF_38
AL28
VCC_NCTF_39
AK28
VCC_NCTF_40 AL26
VCC_NCTF_41 AK26
VCC_NCTF_42
AK25
VCC_NCTF_43 AK24
VCC_NCTF_44
AK23
C1010.22U_0402_10V4ZC1010.22U_0402_10V4Z
1
2
C178
10U_0805_10V4Z
C178
10U_0805_10V4Z
1
2
C2640.47U_0402_6.3V6KC2640.47U_0402_6.3V6K
1
2
C99
4.7U_0603_6.3V6K
GM@
C99
4.7U_0603_6.3V6K
GM@
1
2
J4
JUMP_43X118
@
J4
JUMP_43X118
@
11 2 2
C157
10U_0805_10V4Z
GM@
C157
10U_0805_10V4Z
GM@ 1
2
+C84
220U_D2_4VM_R15
GM@
+C84
220U_D2_4VM_R15
GM@
1
2
C149
1U_0603_10V4Z
GM@
C149
1U_0603_10V4Z
GM@ 1
2
C645
0.01U_0402_16V7K
C645
0.01U_0402_16V7K
1
2
T32T32
C175
0.22U_0402_10V4Z
C175
0.22U_0402_10V4Z
1
2
C2971U_0402_6.3V4ZC2971U_0402_6.3V4Z
1
2
C167
0.1U_0402_16V4Z
GM@
C167
0.1U_0402_16V4Z
GM@ 1
2
T31T31
C1590.22U_0402_10V4ZC1590.22U_0402_10V4Z
1
2
C2431U_0402_6.3V4ZC2431U_0402_6.3V4Z
1
2
+
C177
220U_D2_4VM_R15
+
C177
220U_D2_4VM_R15
1
2
C157
0_0805_5%
PM@
C157
0_0805_5%
PM@
C220
0.1U_0402_16V4Z
C220
0.1U_0402_16V4Z
1
2
C104
10U_0805_10V4Z
GM@
C104
10U_0805_10V4Z
GM@ 1
2
C99
0_0603_5%
PM@
C99
0_0603_5%
PM@
C643
10U_0805_10V4Z
C643
10U_0805_10V4Z
1
2
C1140.1U_0402_16V4ZC1140.1U_0402_16V4Z
1
2
POWERVCCSM
VCCGFX
VCCGFXNCTF
VCCSMLF
U26F
CANTIGA ES_FCBGA1329GM45@
POWERVCCSM
VCCGFX
VCCGFXNCTF
VCCSMLF
U26F
CANTIGA ES_FCBGA1329GM45@
VCC_AXG_NTCF_1 W28
VCC_AXG_NCTF_2 V28
VCC_AXG_NCTF_3
W26
VCC_AXG_NCTF_4 V26
VCC_AXG_NCTF_5
W25
VCC_AXG_NCTF_6 V25
VCC_AXG_NCTF_7
W24
VCC_AXG_NCTF_8 V24
VCC_AXG_NCTF_9 W23
VCC_AXG_NCTF_10 V23
VCC_AXG_NCTF_11 AM21
VCC_AXG_NCTF_12
AL21
VCC_AXG_NCTF_13
AK21
VCC_AXG_NCTF_14 W21
VCC_AXG_NCTF_15
V21
VCC_AXG_NCTF_16 U21
VCC_AXG_NCTF_17 AM20
VCC_AXG_NCTF_18
AK20
VCC_AXG_NCTF_19 W20
VCC_AXG_NCTF_20
U20
VCC_AXG_NCTF_21 AM19
VCC_AXG_NCTF_22
AL19
VCC_AXG_NCTF_23
AK19
VCC_AXG_NCTF_24
AJ19
VCC_AXG_NCTF_25 AH19
VCC_AXG_NCTF_26
AG19
VCC_AXG_NCTF_27 AF19
VCC_AXG_NCTF_28
AE19
VCC_AXG_NCTF_29
AB19
VCC_AXG_NCTF_30
AA19
VCC_AXG_NCTF_31 Y19
VCC_AXG_NCTF_32 W19
VCC_AXG_NCTF_33
V19
VCC_AXG_NCTF_34 U19
VCC_AXG_NCTF_35
AM17
VCC_AXG_NCTF_36
AK17
VCC_AXG_NCTF_37 AH17
VCC_AXG_NCTF_38 AG17
VCC_AXG_NCTF_39
AF17
VCC_AXG_NCTF_40
AE17
VCC_AXG_NCTF_41 AC17
VCC_AXG_NCTF_42
AB17
VCC_AXG_NCTF_43
Y17
VCC_AXG_NCTF_44 W17
VCC_AXG_NCTF_45 V17
VCC_AXG_NCTF_46
AM16
VCC_AXG_NCTF_47 AL16
VCC_AXG_NCTF_48
AK16
VCC_AXG_NCTF_49 AJ16
VCC_AXG_NCTF_50
AH16
VCC_AXG_NCTF_51 AG16
VCC_AXG_NCTF_52
AF16
VCC_AXG_NCTF_53 AE16
VCC_AXG_NCTF_54
AC16
VCC_AXG_NCTF_55
AB16
VCC_AXG_NCTF_56
AA16
VCC_AXG_NCTF_57
Y16
VCC_AXG_NCTF_58
W16
VCC_AXG_NCTF_59
V16
VCC_AXG_NCTF_60 U16
VCC_SM_LF1
AV44
VCC_SM_LF2 BA37
VCC_SM_LF3
AM40
VCC_SM_LF4 AV21
VCC_SM_LF5
AY5
VCC_SM_LF6
AM10
VCC_SM_LF7 BB13
VCC_SM_1AP33
VCC_SM_2
AN33
VCC_SM_3BH32
VCC_SM_4
BG32
VCC_SM_5BF32
VCC_SM_6
BD32
VCC_SM_7BC32
VCC_SM_8BB32
VCC_SM_9BA32
VCC_SM_10AY32
VCC_SM_11
AW32
VCC_SM_12
AV32
VCC_SM_13AU32
VCC_SM_14
AT32
VCC_SM_15AR32
VCC_SM_16AP32
VCC_SM_17
AN32
VCC_SM_18BH31
VCC_SM_19
BG31
VCC_SM_20BF31
VCC_SM_21
BG30
VCC_SM_22
BH29
VCC_SM_23
BG29
VCC_SM_24BF29
VCC_SM_25
BD29
VCC_SM_26BC29
VCC_SM_27
BB29
VCC_SM_28
BA29
VCC_SM_29
AY29
VCC_SM_30AW29
VCC_SM_31AV29
VCC_SM_32
AU29
VCC_SM_33AT29
VCC_SM_34
AR29
VCC_SM_35
AP29
VCC_SM_36/NC
BA36
VCC_SM_37/NCBB24
VCC_SM_38/NC
BD16
VCC_SM_39/NC
BB21
VCC_SM_40/NCAW16
VCC_SM_41/NCAW13
VCC_SM_42/NC
AT13
VCC_AXG_1Y26
VCC_AXG_2
AE25
VCC_AXG_3
AB25
VCC_AXG_4
AA25
VCC_AXG_5
AE24
VCC_AXG_6
AC24
VCC_AXG_7
AA24
VCC_AXG_8Y24
VCC_AXG_9
AE23
VCC_AXG_10
AC23
VCC_AXG_11
AB23
VCC_AXG_12
AA23
VCC_AXG_13
AJ21
VCC_AXG_14
AG21
VCC_AXG_15AE21
VCC_AXG_16
AC21
VCC_AXG_17
AA21
VCC_AXG_18
Y21
VCC_AXG_19
AH20
VCC_AXG_20
AF20
VCC_AXG_21AE20
VCC_AXG_22AC20
VCC_AXG_23
AB20
VCC_AXG_24AA20
VCC_AXG_25
T17
VCC_AXG_26
T16
VCC_AXG_27
AM15
VCC_AXG_28
AL15
VCC_AXG_29
AE15
VCC_AXG_30AJ15
VCC_AXG_31AH15
VCC_AXG_32
AG15
VCC_AXG_33AF15
VCC_AXG_34
AB15
VCC_AXG_35AA15
VCC_AXG_36
Y15
VCC_AXG_37
V15
VCC_AXG_38
U15
VCC_AXG_39
AN14
VCC_AXG_40
AM14
VCC_AXG_41
U14
VCC_AXG_42T14
VCC_AXG_SENSE
AJ14
VSS_AXG_SENSEAH14
13. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (6/6)-GND
Custom
13 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (6/6)-GND
Custom
13 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
Cantiga GMCH (6/6)-GND
Custom
13 53Wednesday, March 18, 2009
2007/10/15 2008/10/15
Compal Electronics, Inc.
VSS
NC
VSSSCB
VSSNCTF
U26J
CANTIGA ES_FCBGA1329GM45@
VSS
NC
VSSSCB
VSSNCTF
U26J
CANTIGA ES_FCBGA1329GM45@
VSS_297 AH8
VSS_298
Y8
VSS_299 L8
VSS_300 E8
VSS_301 B8
VSS_302 AY7
VSS_303
AU7
VSS_304 AN7
VSS_305
AJ7
VSS_306 AE7
VSS_307
AA7
VSS_308 N7
VSS_309 J7
VSS_310 BG6
VSS_311 BD6
VSS_312
AV6
VSS_313
AT6
VSS_314 AM6
VSS_315
M6
VSS_316 C6
VSS_317 BA5
VSS_318
AH5
VSS_319 AD5
VSS_320
Y5
VSS_321 L5
VSS_322
J5
VSS_323
H5
VSS_324
F5
VSS_325 BE4
VSS_327 BC3
VSS_328
AV3
VSS_329
AL3
VSS_330
R3
VSS_331 P3
VSS_332 F3
VSS_333
BA2
VSS_334 AW2
VSS_335
AU2
VSS_336
AR2
VSS_337 AP2
VSS_338 AJ2
VSS_339
AH2
VSS_340
AF2
VSS_341 AE2
VSS_342
AD2
VSS_343
AC2
VSS_344 Y2
VSS_345 M2
VSS_346
K2
VSS_347 AM1
VSS_348
AA1
VSS_349 P1
VSS_350
H1
VSS_351
U24
VSS_352 U28
VSS_353
U25
VSS_354
U29
VSS_NCTF_1
AF32
VSS_NCTF_2
AB32
VSS_NCTF_3
V32
VSS_NCTF_4 AJ30
VSS_NCTF_5
AM29
VSS_NCTF_6
AF29
VSS_NCTF_7
AB29
VSS_NCTF_8
U26
VSS_NCTF_9
U23
VSS_NCTF_10
AL20
VSS_NCTF_11 V20
VSS_NCTF_12
AC19
VSS_NCTF_13
AL17
VSS_NCTF_14
AJ17
VSS_NCTF_15
AA17
VSS_NCTF_16
U17
VSS_SCB_1
BH48
VSS_SCB_2 BH1
VSS_SCB_3
A48
VSS_SCB_4
C1
NC_26
E1
NC_27 D2
NC_28
C3
NC_29 B4
NC_30
A5
NC_31
A6
NC_32
A43
NC_33
A44
NC_34
B45
NC_35
C46
NC_36 D47
NC_37
B47
NC_38 A46
NC_39
F48
NC_40
E48
NC_41 C48
NC_42
B48
VSS_199BG21
VSS_200
L12
VSS_201AW21
VSS_202AU21
VSS_203AP21
VSS_204AN21
VSS_205
AH21
VSS_206AF21
VSS_207
AB21
VSS_208R21
VSS_209
M21
VSS_210J21
VSS_211G21
VSS_212BC20
VSS_213BA20
VSS_214
AW20
VSS_215
AT20
VSS_216AJ20
VSS_217
AG20
VSS_218Y20
VSS_219N20
VSS_220
K20
VSS_221F20
VSS_222
C20
VSS_223A20
VSS_224
BG19
VSS_225
A18
VSS_226
BG17
VSS_227BC17
VSS_228
AW17
VSS_229AT17
VSS_230
R17
VSS_231
M17
VSS_232
H17
VSS_233C17
VSS_235
BA16
VSS_237
AU16
VSS_238
AN16
VSS_239N16
VSS_240K16
VSS_241
G16
VSS_242
E16
VSS_243BG15
VSS_244
AC15
VSS_245
W15
VSS_246A15
VSS_247BG14
VSS_248
AA14
VSS_249C14
VSS_250
BG13
VSS_251BC13
VSS_252
BA13
VSS_255AN13
VSS_256
AJ13
VSS_257
AE13
VSS_258
N13
VSS_259
L13
VSS_260
G13
VSS_261
E13
VSS_263
AV12
VSS_264
AT12
VSS_265
AM12
VSS_266
AA12
VSS_267
J12
VSS_268
A12
VSS_269BD11
VSS_270
BB11
VSS_271
AY11
VSS_272
AN11
VSS_273
AH11
VSS_275Y11
VSS_276N11
VSS_277
G11
VSS_278C11
VSS_279
BG10
VSS_280
AV10
VSS_281
AT10
VSS_282
AJ10
VSS_283
AE10
VSS_284AA10
VSS_285M10
VSS_286
BF9
VSS_287BC9
VSS_288
AN9
VSS_289AM9
VSS_290
AD9
VSS_291
G9
VSS_292
B9
VSS_293
BH8
VSS_294
BB8
VSS_295
AV8
VSS_296AT8
VSS_262BF12
VSS_SCB_5
A3
VSS
U26I
CANTIGA ES_FCBGA1329GM45@
VSS
U26I
CANTIGA ES_FCBGA1329GM45@
VSS_100 AM36
VSS_101
AE36
VSS_102 P36
VSS_103 L36
VSS_104 J36
VSS_105 F36
VSS_106
B36
VSS_107 AH35
VSS_108
AA35
VSS_109 Y35
VSS_110
U35
VSS_111 T35
VSS_112 BF34
VSS_113 AM34
VSS_114 AJ34
VSS_115
AF34
VSS_116
AE34
VSS_117 W34
VSS_118
B34
VSS_119 A34
VSS_120 BG33
VSS_121
BC33
VSS_122 BA33
VSS_123
AV33
VSS_124 AR33
VSS_125
AL33
VSS_126
AH33
VSS_127
AB33
VSS_128 P33
VSS_129
L33
VSS_130 H33
VSS_131
N32
VSS_132
K32
VSS_133
F32
VSS_134 C32
VSS_135 A31
VSS_136
AN29
VSS_137 T29
VSS_138
N29
VSS_139
K29
VSS_140 H29
VSS_141 F29
VSS_142
A29
VSS_143
BG28
VSS_144 BD28
VSS_145
BA28
VSS_146
AV28
VSS_147 AT28
VSS_148 AR28
VSS_149
AJ28
VSS_150 AG28
VSS_151
AE28
VSS_152 AB28
VSS_153
Y28
VSS_154 P28
VSS_155
K28
VSS_156 H28
VSS_157
F28
VSS_158
C28
VSS_159
BF26
VSS_160
AH26
VSS_161
AF26
VSS_162
AB26
VSS_163 AA26
VSS_164
C26
VSS_165
B26
VSS_166
BH25
VSS_167
BD25
VSS_168
BB25
VSS_169
AV25
VSS_170 AR25
VSS_171
AJ25
VSS_172
AC25
VSS_173
Y25
VSS_174
N25
VSS_175
L25
VSS_176 J25
VSS_177 G25
VSS_178
E25
VSS_179 BF24
VSS_180
AD12
VSS_181
AY24
VSS_182
AT24
VSS_183
AJ24
VSS_184
AH24
VSS_185 AF24
VSS_186 AB24
VSS_187
R24
VSS_188 L24
VSS_189
K24
VSS_190 J24
VSS_191
G24
VSS_192
F24
VSS_193
E24
VSS_194
BH23
VSS_195
AG23
VSS_196
Y23
VSS_197 B23
VSS_198
A23
VSS_1AU48
VSS_2
AR48
VSS_3AL48
VSS_4BB47
VSS_5AW47
VSS_6AN47
VSS_7
AJ47
VSS_8AF47
VSS_9
AD47
VSS_10AB47
VSS_11
Y47
VSS_12T47
VSS_13N47
VSS_14L47
VSS_15G47
VSS_16
BD46
VSS_17
BA46
VSS_18AY46
VSS_19
AV46
VSS_20AR46
VSS_21AM46
VSS_22
V46
VSS_23R46
VSS_24
P46
VSS_25H46
VSS_26
F46
VSS_27
BF44
VSS_28
AH44
VSS_29AD44
VSS_30
AA44
VSS_31Y44
VSS_32
U44
VSS_33
T44
VSS_34
M44
VSS_35F44
VSS_36BC43
VSS_37
AV43
VSS_38AU43
VSS_39
AM43
VSS_40
J43
VSS_41C43
VSS_42BG42
VSS_43
AY42
VSS_44
AT42
VSS_45AN42
VSS_46
AJ42
VSS_47
AE42
VSS_48N42
VSS_49L42
VSS_50
BD41
VSS_51AU41
VSS_52
AM41
VSS_53AH41
VSS_54
AD41
VSS_55AA41
VSS_56
Y41
VSS_57U41
VSS_58
T41
VSS_59
M41
VSS_60
G41
VSS_61
B41
VSS_62
BG40
VSS_63
BB40
VSS_64AV40
VSS_65
AN40
VSS_66
H40
VSS_67
E40
VSS_68
AT39
VSS_69
AM39
VSS_70
AJ39
VSS_71AE39
VSS_72
N39
VSS_73
L39
VSS_74
B39
VSS_75
BH38
VSS_76
BC38
VSS_77BA38
VSS_78AU38
VSS_79
AH38
VSS_80AD38
VSS_81
AA38
VSS_82
Y38
VSS_83
U38
VSS_84
T38
VSS_85
J38
VSS_86F38
VSS_87C38
VSS_88
BF37
VSS_89BB37
VSS_90
AW37
VSS_91AT37
VSS_92
AN37
VSS_93
AJ37
VSS_94
H37
VSS_95
C37
VSS_96
BG36
VSS_97
BD36
VSS_98AK15
VSS_99
AU36
VSS_199 AJ6
14. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_D31
DDR_A_D12
DDR_CKE0_DIMMA
DDR_A_D59
DDR_A_D6
DDR_A_MA3
CLK_SMBCLK
DDR_CS1_DIMMA#
DDR_A_D39
DDR_A_BS1
DDR_A_DQS0
DDR_A_WE#
DDR_A_MA7
DDR_A_MA0
DDR_A_DM2
DDR_A_DM1
DDR_A_DQS7
DDR_A_D0
DDR_A_D57
DDR_A_D46
DDR_A_D28
DDR_A_DM0
DDR_A_D19
DDR_A_DQS#5
DDR_A_D51
DDR_A_D4
DDR_A_DM4
DDR_A_D30
DDR_A_DQS2
DDR_A_D44
DDR_A_RAS#
DDR_A_D33
DDR_A_D58
DDR_A_DM5
DDR_A_DQS3
DDR_A_MA8
DDR_CS0_DIMMA#
DDR_A_D10
DDR_A_MA6
DDR_A_D27
DDR_A_D3
SM_DRAMRST#
DDR_A_MA10
DDR_A_DQS#7
DDR_A_D1
DDR_A_DQS#6
DDR_A_D40
DDR_A_MA9
DDR_A_D16
DDR_A_D29
DDR_A_DQS#4
DDR_A_D52
DDR_A_DM3
DDR_A_DQS5
DDR_A_D54
DDR_A_D49
DDR_A_BS2
DDR_A_D45
DDR_A_D9
DDR_A_DM7
DDR_A_D7
DDR_A_MA1
DDR_A_D13
DDR_A_D20
DDR_A_D60
DDR_A_BS0
DDR_A_CAS#
DDR_VREF_CA_DIMMA
M_ODT0
DDR_A_D37
DDR_A_MA5
DDR_A_DQS#1
DDR_A_MA14
DDR_A_D55
DDR_A_MA4
DDR_A_D21
DDR_A_D62
DDR_A_D24
DDR_A_D15
DDR_A_D23
DDR_A_D56
DDR_A_D53
DDR_A_D47
DDR_A_D18
M_ODT1
DDR_A_D43
DDR_A_D34
M_CLK_DDR1
M_CLK_DDR#1
DDR_A_D48
CLK_SMBDATA
DDR_A_DQS#2
DDR_A_D11
DDR_A_D38
M_CLK_DDR0
M_CLK_DDR#0
DDR_A_DQS#3
DDR_A_D32
DDR_A_D8
DDR_A_DQS1
DDR_A_MA13
DDR_A_MA11
DDR_A_D50
DDR_A_D61
DDR_A_MA2
DDR_A_D41
DDR_A_D17
DDR_A_D36
DDR_A_D26
DDR_A_D63
DDR_A_D2
DDR_A_D5
DDR_A_D22
DDR_A_D25
DDR_A_DQS6
DDR_A_D35
DDR_A_D14
DDR_A_MA12
DDR_A_DQS#0
DDR_A_DQS4
DDR_A_DM6
DDR_A_D42
DDR_CKE1_DIMMA
PM_EXTTS#0
DDR_A_DQS#[0..7](9)
DDR_A_DQS[0..7](9)
DDR_A_D[0..63](9)
DDR_A_DM[0..7](9)
DDR_A_MA[0..14](9)
DDR_CKE0_DIMMA(8)
DDR_CS1_DIMMA#(8)
DDR_A_BS#1 (9)
DDR_A_WE#(9)
DDR_A_RAS# (9)
SM_DRAMRST# (8,15)
DDR_CS0_DIMMA# (8)
DDR_A_BS#2(9)
DDR_A_BS#0(9)
DDR_A_CAS#(9) M_ODT0 (8)
M_ODT1 (8)
M_CLK_DDR#1 (8)
M_CLK_DDR1 (8)
CLK_SMBCLK (15,22)
CLK_SMBDATA (15,22)
M_CLK_DDR0(8)
M_CLK_DDR#0(8)
DDR_CKE1_DIMMA (8)
PM_EXTTS#0 (8,15)
+1.5V
+0.75VS
+3VS
+1.5V +1.5V
+1.5V
+0.75VS
+V_DDR3_DIMM_REF
+V_DDR3_DIMM_REF
+V_DDR3_DIMM_REF
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
DDRIII-SODIMM SLOT1
Custom
14 53Wednesday, March 18, 2009
2007/09/29 2007/09/29
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
DDRIII-SODIMM SLOT1
Custom
14 53Wednesday, March 18, 2009
2007/09/29 2007/09/29
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
DDRIII-SODIMM SLOT1
Custom
14 53Wednesday, March 18, 2009
2007/09/29 2007/09/29
Compal Electronics, Inc.
Layout Note:
Place near JP4
REVERSE
DDR3 SO-DIMM A
Layout Note:
Place near JP4.203 & JP4.204
Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA
C784
2.2U_0603_6.3V4Z
C784
2.2U_0603_6.3V4Z
1
2
C749
0.1U_0402_16V4Z
<BOM Structure>
C749
0.1U_0402_16V4Z
<BOM Structure>
1
2
R625
100_0402_1%
R625
100_0402_1%
12
C762
10U_0805_6.3V6M
C762
10U_0805_6.3V6M
1
2
C776
1U_0603_10V4Z
C776
1U_0603_10V4Z
1
2
C763
10U_0805_6.3V6M
C763
10U_0805_6.3V6M
1
2
C764
10U_0805_6.3V6M
C764
10U_0805_6.3V6M
1
2
JP17
FOX_AS0A626-U2RN-7F
ME@
JP17
FOX_AS0A626-U2RN-7F
ME@
VREF_DQ1 VSS1 2
VSS23 DQ4 4
DQ05 DQ5 6
DQ1
7
VSS3
8
VSS49 DQS#0 10
DM0
11
DQS0
12
VSS513 VSS6 14
DQ2
15
DQ6
16
DQ317 DQ7 18
VSS719 VSS8 20
DQ821 DQ12 22
DQ923 DQ13 24
VSS9
25
VSS10
26
DQS#1
27
DM1
28
DQS129 RESET# 30
VSS11
31
VSS12
32
DQ1033 DQ14 34
DQ1135 DQ15 36
VSS13
37
VSS14
38
DQ1639 DQ20 40
DQ17
41
DQ21
42
VSS1543 VSS16 44
DQS#2
45
DM2
46
DQS2
47
VSS17
48
VSS18
49
DQ22
50
DQ1851 DQ23 52
DQ19
53
VSS19
54
VSS2055 DQ28 56
DQ24
57
DQ29
58
DQ25
59
VSS21
60
VSS22
61
DQS#3
62
DM363 DQS3 64
VSS2365 VSS24 66
DQ26
67
DQ30
68
DQ2769 DQ31 70
VSS25
71
VSS26
72
A12/BC#83 A11 84
A985 A7 86
VDD5
87
VDD6
88
A889 A6 90
CKE0
73
CKE1
74
VDD1
75
VDD2
76
NC177 A15 78
BA2
79
A14
80
VDD3
81
VDD4
82
A5
91
A4
92
VDD793 VDD8 94
A3
95
A2
96
A197 A0 98
VDD9
99
VDD10
100
CK0101 CK1 102
CK0#
103
CK1#
104
VDD11
105
VDD12
106
A10/AP
107
BA1
108
BA0
109
RAS#
110
VDD13
111
VDD14
112
WE#
113
S0#
114
CAS#115 ODT0 116
VDD15
117
VDD16
118
A13
119
ODT1
120
S1#
121
NC2
122
VDD17
123
VDD18
124
NCTEST
125
VREF_CA
126
VSS27
127
VSS28
128
DQ32129 DQ36 130
DQ33
131
DQ37
132
VSS29
133
VSS30
134
DQS#4
135
DM4
136
DQS4
137
VSS31
138
VSS32
139
DQ38
140
DQ34141 DQ39 142
DQ35143 VSS33 144
VSS34
145
DQ44
146
DQ40147 DQ45 148
DQ41
149
VSS35
150
VSS36
151
DQS#5
152
DM5
153
DQS5
154
VSS37
155
VSS38
156
DQ42
157
DQ46
158
DQ43159 DQ47 160
VSS39161 VSS40 162
DQ48
163
DQ52
164
DQ49165 DQ53 166
VSS41
167
VSS42
168
DQS#6169 DM6 170
DQS6
171
VSS43
172
VSS44
173
DQ54
174
DQ50
175
DQ55
176
DQ51
177
VSS45
178
VSS46
179
DQ60
180
DQ56
181
DQ61
182
DQ57183 VSS47 184
VSS48
185
DQS#7
186
DM7187 DQS7 188
VSS49
189
VSS50
190
DQ58
191
DQ62
192
DQ59193 DQ63 194
VSS51
195
VSS52
196
SA0
197
EVENT#
198
VDDSPD
199
SDA
200
SA1
201
SCL
202
VTT1203 VTT2 204
G1205 G2 206
C778
1U_0603_10V4Z
C778
1U_0603_10V4Z
1
2
C777
1U_0603_10V4Z
C777
1U_0603_10V4Z
1
2
C750
0.1U_0402_16V4Z
<BOM Structure>
C750
0.1U_0402_16V4Z
<BOM Structure>
1
2
C785
2.2U_0603_6.3V4Z
C785
2.2U_0603_6.3V4Z
1
2
C751
0.1U_0402_16V4Z
C751
0.1U_0402_16V4Z
1
2
C766
10U_0805_6.3V6M
C766
10U_0805_6.3V6M
1
2
C765
10U_0805_6.3V6M
C765
10U_0805_6.3V6M
1
2
R627
10K_0402_5%
R627
10K_0402_5%
1 2
C753
0.1U_0402_16V4Z
<BOM Structure>
C753
0.1U_0402_16V4Z
<BOM Structure>
1
2
C752
0.1U_0402_16V4Z
<BOM Structure>
C752
0.1U_0402_16V4Z
<BOM Structure>
1
2
R628
10K_0402_5%
R628
10K_0402_5%
12
C754
0.1U_0402_16V4Z
C754
0.1U_0402_16V4Z
1
2
R626
100_0402_1%
R626
100_0402_1%
12
C779
1U_0603_10V4Z
C779
1U_0603_10V4Z
1
2
+ C787
470U_D2_2.5VM_R15
@
+ C787
470U_D2_2.5VM_R15
@
1
2
R623
0_0402_5%
R623
0_0402_5%
1 2
C767
10U_0805_6.3V6M
C767
10U_0805_6.3V6M
1
2
C755
0.1U_0402_16V4Z
C755
0.1U_0402_16V4Z
1
2
C768
10U_0805_6.3V6M
C768
10U_0805_6.3V6M
1
2
15. 5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_B_D36
DDR_B_D26
DDR_B_D63
DDR_B_D2
DDR_B_D5
DDR_B_D22
DDR_B_D25
DDR_B_DQS6
DDR_B_D35
DDR_B_D14
DDR_B_MA12
DDR_B_DQS#0
DDR_B_DQS4
DDR_B_DM6
DDR_B_D42
DDR_CKE3_DIMMB
DDR_B_D31
DDR_B_D12
DDR_CKE2_DIMMB
DDR_B_D59
DDR_B_D6
DDR_B_MA3
CLK_SMBCLK
DDR_CS3_DIMMB#
DDR_B_D39
DDR_B_BS1
DDR_B_DQS0
DDR_B_WE#
DDR_B_MA7
DDR_B_MA0
DDR_B_DM2
DDR_B_DM1
DDR_B_DQS7
DDR_B_D0
DDR_B_D57
DDR_B_D46
DDR_B_D28
DDR_B_DM0
DDR_B_D19
DDR_B_DQS#5
DDR_B_D51
DDR_B_D4
DDR_B_DM4
DDR_B_D30
DDR_B_DQS2
DDR_B_D44
DDR_B_RAS#
DDR_B_D33
DDR_B_D58
DDR_B_DM5
DDR_B_DQS3
DDR_B_MA8
DDR_CS2_DIMMB#
DDR_B_D10
DDR_B_MA6
DDR_B_D27
DDR_B_D3
SM_DRAMRST#
DDR_B_MA10
DDR_B_DQS#7
DDR_B_D1
DDR_B_DQS#6
DDR_B_D40
DDR_B_MA9
DDR_B_D16
DDR_B_D29
DDR_B_DQS#4
DDR_B_D52
DDR_B_DM3
DDR_B_DQS5
DDR_B_D54
DDR_B_D49
DDR_B_BS2
DDR_B_D45
DDR_B_D9
DDR_B_DM7
DDR_B_D7
DDR_B_MA1
DDR_B_D13
DDR_B_D20
DDR_B_D60
DDR_B_BS0
DDR_B_CAS#
DDR_VREF_CA_DIMMB
M_ODT2
DDR_B_D37
DDR_B_MA5
DDR_B_DQS#1
DDR_B_MA14
DDR_B_D55
DDR_B_MA4
DDR_B_D21
DDR_B_D62
DDR_B_D24
DDR_B_D15
DDR_B_D23
DDR_B_D56
DDR_B_D53
DDR_B_D47
DDR_B_D18
M_ODT3
DDR_B_D43
DDR_B_D34
M_CLK_DDR3
M_CLK_DDR#3
DDR_B_D48
CLK_SMBDATA
DDR_B_DQS#2
DDR_B_D11
DDR_B_D38
M_CLK_DDR2
M_CLK_DDR#2
DDR_B_DQS#3
DDR_B_D32
DDR_B_D8
DDR_B_DQS1
DDR_B_MA13
DDR_B_MA11
DDR_B_D50
DDR_B_D61
DDR_B_MA2
DDR_B_D41
DDR_B_D17
PM_EXTTS#0
DDR_B_DQS#[0..7](9)
DDR_B_DQS[0..7](9)
DDR_B_D[0..63](9)
DDR_B_MA[0..14](9)
DDR_B_DM[0..7](9)
DDR_CKE3_DIMMB (8)DDR_CKE2_DIMMB(8)
DDR_CS3_DIMMB#(8)
DDR_B_BS#1 (9)
DDR_B_WE#(9)
DDR_B_RAS# (9)
SM_DRAMRST# (8,14)
DDR_CS2_DIMMB# (8)
DDR_B_BS#2(9)
DDR_B_BS#0(9)
DDR_B_CAS#(9) M_ODT2 (8)
M_ODT3 (8)
M_CLK_DDR#3 (8)
M_CLK_DDR3 (8)
CLK_SMBCLK (14,22)
CLK_SMBDATA (14,22)
M_CLK_DDR2(8)
M_CLK_DDR#2(8)
PM_EXTTS#0 (8,14)
+0.75VS
+3VS
+1.5V +1.5V
+1.5V
+0.75VS
+V_DDR3_DIMM_REF
+V_DDR3_DIMM_REF
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
DDRIII-SODIMM SLOT2
15 53Wednesday, March 18, 2009
2007/09/29 2007/09/29
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
DDRIII-SODIMM SLOT2
15 53Wednesday, March 18, 2009
2007/09/29 2007/09/29
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
KIWAX_LA-5082P 0.4
DDRIII-SODIMM SLOT2
15 53Wednesday, March 18, 2009
2007/09/29 2007/09/29
Compal Electronics, Inc.
DDR3 SO-DIMM B
REVERSE
Layout Note:
Place near JP5
Layout Note:
Place near JP5.203 & JP5.204
same with intel DDR3 CRB connection
Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA
C756
0.1U_0402_16V4Z
<BOM Structure>
C756
0.1U_0402_16V4Z
<BOM Structure>
1
2
C780
1U_0603_10V4Z
C780
1U_0603_10V4Z
1
2
C769
10U_0805_6.3V6M
C769
10U_0805_6.3V6M
1
2
R629
10K_0402_5%
R629
10K_0402_5%
1 2
C770
10U_0805_6.3V6M
C770
10U_0805_6.3V6M
1
2
C771
10U_0805_6.3V6M
C771
10U_0805_6.3V6M
1
2
C757
0.1U_0402_16V4Z
<BOM Structure>
C757
0.1U_0402_16V4Z
<BOM Structure>
1
2
C772
10U_0805_6.3V6M
C772
10U_0805_6.3V6M
1
2
C773
10U_0805_6.3V6M
C773
10U_0805_6.3V6M
1
2
C786
2.2U_0603_6.3V4Z
C786
2.2U_0603_6.3V4Z
1
2
C774
10U_0805_6.3V6M
C774
10U_0805_6.3V6M
1
2
R624
0_0402_5%
R624
0_0402_5%1 2
C758
0.1U_0402_16V4Z
C758
0.1U_0402_16V4Z
1
2
C759
0.1U_0402_16V4Z
<BOM Structure>
C759
0.1U_0402_16V4Z
<BOM Structure>
1
2
C781
1U_0603_10V4Z
C781
1U_0603_10V4Z
1
2
C760
0.1U_0402_16V4Z
<BOM Structure>
C760
0.1U_0402_16V4Z
<BOM Structure>
1
2
+ C788
470U_D2_2.5VM_R15
@
+ C788
470U_D2_2.5VM_R15
@
1
2
C782
1U_0603_10V4Z
C782
1U_0603_10V4Z
1
2
C783
1U_0603_10V4Z
C783
1U_0603_10V4Z
1
2
C761
0.1U_0402_16V4Z
C761
0.1U_0402_16V4Z
1
2
C775
10U_0805_6.3V6M
C775
10U_0805_6.3V6M
1
2
JP16
FOX_AS0A626-UARN-7F
ME@
JP16
FOX_AS0A626-UARN-7F
ME@
VREF_DQ1 VSS1 2
VSS23 DQ4 4
DQ0
5
DQ5
6
DQ17 VSS3 8
VSS4
9
DQS#0
10
DM011 DQS0 12
VSS5
13
VSS6
14
DQ215 DQ6 16
DQ317 DQ7 18
VSS719 VSS8 20
DQ821 DQ12 22
DQ9
23
DQ13
24
VSS9
25
VSS10
26
DQS#127 DM1 28
DQS1
29
RESET#
30
VSS1131 VSS12 32
DQ1033 DQ14 34
DQ11
35
DQ15
36
VSS1337 VSS14 38
DQ16
39
DQ20
40
DQ1741 DQ21 42
VSS15
43
VSS16
44
DQS#2
45
DM2
46
DQS2
47
VSS17
48
VSS1849 DQ22 50
DQ18
51
DQ23
52
DQ1953 VSS19 54
VSS20
55
DQ28
56
DQ24
57
DQ29
58
DQ25
59
VSS21
60
VSS2261 DQS#3 62
DM363 DQS3 64
VSS23
65
VSS24
66
DQ2667 DQ30 68
DQ27
69
DQ31
70
VSS25
71
VSS26
72
A12/BC#83 A11 84
A9
85
A7
86
VDD587 VDD6 88
A8
89
A6
90
CKE0
73
CKE1
74
VDD175 VDD2 76
NC1
77
A15
78
BA2
79
A14
80
VDD381 VDD4 82
A591 A4 92
VDD7
93
VDD8
94
A395 A2 96
A1
97
A0
98
VDD999 VDD10 100
CK0
101
CK1
102
CK0#
103
CK1#
104
VDD11
105
VDD12
106
A10/AP
107
BA1
108
BA0
109
RAS#
110
VDD13
111
VDD14
112
WE#113 S0# 114
CAS#
115
ODT0
116
VDD15
117
VDD16
118
A13
119
ODT1
120
S1#
121
NC2
122
VDD17
123
VDD18
124
NCTEST
125
VREF_CA
126
VSS27127 VSS28 128
DQ32
129
DQ36
130
DQ33
131
DQ37
132
VSS29
133
VSS30
134
DQS#4
135
DM4
136
DQS4
137
VSS31
138
VSS32139 DQ38 140
DQ34141 DQ39 142
DQ35
143
VSS33
144
VSS34145 DQ44 146
DQ40
147
DQ45
148
DQ41
149
VSS35
150
VSS36
151
DQS#5
152
DM5
153
DQS5
154
VSS37
155
VSS38
156
DQ42157 DQ46 158
DQ43159 DQ47 160
VSS39
161
VSS40
162
DQ48163 DQ52 164
DQ49
165
DQ53
166
VSS41167 VSS42 168
DQS#6
169
DM6
170
DQS6
171
VSS43
172
VSS44
173
DQ54
174
DQ50
175
DQ55
176
DQ51
177
VSS45
178
VSS46
179
DQ60
180
DQ56181 DQ61 182
DQ57
183
VSS47
184
VSS48185 DQS#7 186
DM7
187
DQS7
188
VSS49
189
VSS50
190
DQ58191 DQ62 192
DQ59
193
DQ63
194
VSS51
195
VSS52
196
SA0
197
EVENT#
198
VDDSPD
199
SDA
200
SA1201 SCL 202
VTT1
203
VTT2
204
G1205 G2 206
R630
10K_0402_5%
R630
10K_0402_5%
1 2
