4. Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
SENSOR PANEL
REAR CAMERA
ARM A5 CPU
CANADA FLEX
MLC
CSA 21
LVDS
AUDIO JACK FLEX
HS JACK
CSA 81-82
RF ANT
I2S0
I2S2
SPI2
XSP
ASP
SPI
SPEAKER
CSA 20
CSA 20
AMP
GYRO
CSA 27
ACCELEROMETER ALS
VGA FLEX CSA 28
PROX COMPASS
CSA 27
CSA 20
AMP
CUMULUS
CSA 75
I2C1I2C2
SGX543-MP
UART5_RTXD
FMI0
FMI1
CSA 14
NAND FLASH
CSA 47
WIFI/BT
BT_I2SI2S3
UART3
HSIC2
UART1
TRISTAR
DISPLAY/
CSA 32-46
UART4
RF/GPS
HSIC1
WIFI/BT ANT
E75
IO FLEX
I2S1
CSA 19
L81
2X32-BIT
400MHZ/800MB/S
AUDIO
FF CAMERA
GPU
DWI
MIPI0D
I2C0
ISP_I2C0
SPI1
MIPI1C
MIPI0C
TOUCH PANEL
ISP_I2C1
BACKLIGHT
AUDIO CODEC
H4A
1GHZ
DUAL-CORE ARM
CORTEX-A9 W/ SMP
LPDDR2
DUAL-CORE IMG
AE2
ALISON
PMU
SLAVE
(POR)
CABERNET BRD
BATTERY
CSA 27
AP3DSH (NEW)AP3GDL20 (NEW) (SAME AS K93A)(SAME AS J2)
MASTER
CABERNET BRD
CUMULUS
(SAME AS K93A)
CSA 13
UART0
UART2
USB2.0
JTAG
UART4
BB USB
MIKEY
BLOCK DIAGRAM: SYSTEM
SYNC_DATE=N/ASYNC_MASTER=N/A
051-9374
13.0.0
2 OF 102
2 OF 46
5. OUT
OUT
BI
BI
BI
BI
IN
OUT
IN
IN
OUT
OUT
BI
BI
CFSB
RESET*
XO0
XI0
WDOG
USB11_DP
USB11_DM
USB_VSSA0
USB_VDD330
USB_VBUS
USB_REXT
USB_DVDD
USB_DP
USB_DM
USB_BRICKID_DM_MON
USB_BRICKID
USB_ASW_VSS18
USB_ASW_VDD18
USB_ANALOGTEST
PLL4_AVSS11PLL4_AVDD11
PLL3_AVSS11PLL3_AVDD11
PLL2_AVSS11PLL2_AVDD11
PLL1_AVSS11PLL1_AVDD11
PLL0_AVSS11PLL0_AVDD11
PLL_USB_AVSS11PLL_USB_AVDD11
HSIC2_DVSSHSIC2_DVDD102
HSIC1_DVSSHSIC1_DVDD101
HSIC_VSS122
HSIC_VSS121
HSIC_VDD122
HSIC_VDD121
DDR1_CKEIN
DDR0_CKEIN
HSIC1_DATA
JTAG_SEL
HSIC1_STB
HSIC2_DATA
HSIC2_STB
JTAG_TRTCK
JTAG_TRST*
JTAG_TDO
JTAG_TDI
JTAG_TMS
JTAG_TCK
PVDDP_UART4
PVDDP_TESTS
PVDDP_FMI0
PVDDP_CFSB
VSEL30_UART4
VSEL30_TST
VSEL30_FMI
USB_ID
TST_CLKOUT
TST_STPCLK
FUSE1_FSRC
TESTMODE
FAST_SCAN_CLK
HOLD_RESET
(1 OF 12)
TABLE_ALT_ITEM
TABLE_ALT_ITEM
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_5_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
HYNIX
ELPIDA
SAMSUNG
4MA
4MA
2MA
17MA
6MA
4MA
25MA
4MA
4MA
35MA
NOTE FOR VSEL...
0 - 1.8V IO
1.8V - 3V IO
10MA
25MA 4MA
4MA
10MA
10MA
1MA
R0647
01005
MF
1/32W
1%
100K
1044
944
C0610
0.01UF
6.3V
10%
X5R
01005
C0611
01005
10%
X5R
6.3V
0.01UF
2144
2144
2144
2144
R0651
01005
68.1K
1%
1/32W
MF
9
R0646
100K
1%
1/32W
MF
01005
R0645
01005
MF
1/32W
1%
100K
C0682
27PF
16V
5%
01005
NP0-C0G
C0681
27PF
16V
5%
01005
NP0-C0G
C0680
27PF
16V
5%
01005
NP0-C0G
C0684
27PF
16V
5%
01005
NP0-C0G
C0627
10%
01005
6.3V
X5R
0.01UF
C0630
0.01UF
6.3V
X5R
10%
01005
R0617
01005
1/32W
MF
10K
1%
C0613
5%
15PF
01005
NP0-C0G-CERM
16V
R0655
1%
01005
1.00M
MF
1/32W
R0688
01005
MF
100K
1%
1/32W
R0642
1%
1/20W
201
MF
43.2
C0640
1UF
6.3V
X5R
20%
0201
C0646
X5R
10%
0.01UF
01005
6.3V
C0648
0.01UF
6.3V
01005
X5R
10%
DZ0600
GDZ-0201
GDZT2R5.1B
NOSTUFF
10
102142
44
1044
944
10 44
10 44
R0689
01005
MF
1%
221K
1/32W
C0651
X5R
01005
0.01UF
6.3V
10%
C0652
10%
01005
0.01UF
6.3V
X5R
CRITICAL
Y0602
24.000MHZ-16PF-60PPM
SM-2
C0607
16V
01005
5%
NP0-C0G-CERM
15PF
R0640
01005
1.00K
MF
1/32W
1%
R0622
MF
01005
1/32W
0%
0.00
R0621
MF
0.00
1/32W
01005
0%
R0620
0.00
01005
0%
MF
1/32W
R0625
MF
0%
0.00
1/32W
01005
C0643
0.22UF
X5R
6.3V
0201
20%
C0618
NOSTUFF
1000PF
10%
6.3V
X5R
01005
CRITICAL
OMIT
U0652
H4A
POP-512MB-DDR
BGA
R0624
01005
0%
1/32W
MF
0.00
C0608
10%
X5R
6.3V
0.01UF
01005
C0683
27PF
16V
5%
01005
NP0-C0G
C0642
0201
X5R
20%
6.3V
0.22UF
C0641
0.01UF
X5R
6.3V
01005
10%
AP: MAIN
SYNC_DATE=04/18/2011SYNC_MASTER=N/ACRITICAL1 COMMON339S0179 H4A B0,35NM,1.15MM HEIGHT U0652
339S0187 U0652339S0179
339S0188 339S0179 U0652
SOC_TESTMODE
SOC_HOLD_RESET
PP1V0_PLL01_F
VOLTAGE=1.1V
MIN_LINE_WIDTH=0.2MM
MIN_NECK_WIDTH=0.1MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
VOLTAGE=1.1V
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
PP1V0_PLL_USB_F
VOLTAGE=1.1V
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
MIN_LINE_WIDTH=0.2MM
MIN_NECK_WIDTH=0.1MM
PP1V0_PLL4_F
PP1V0_PLL3_F
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
VOLTAGE=1.1V
PP1V0_PLL2_F
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
VOLTAGE=1.1V
NC_USB_BRICKID_DM_MON
NC_USB_BRICKID_DP_MON
=PP1V0_USB_H4
SOC_DDR_CKEIN
HSIC2_WLAN_STB
=PP1V2_HSIC_H4
HSIC1_BB_STB
SOC_USB_D_P
SOC_USB_D_N
NC_USB_ANALOGTEST
=PP1V0_PLL_H4
XTAL_SOC_24M_O_R
SOC_FAST_SCAN_CLK
SOC_TST_STPCLK
NC_USB_FS_D_P
NC_JTAG_SOC_TRTCK
NC_USB_ID
TP_SOC_TST_CLKOUT
PPVBUS_USB
USB_SOC_VBUS
NC_USB_FS_D_N
HSIC2_WLAN_DATA
USB_REXT
=PP1V8_PVDDP_H4
XTAL_SOC_24M_I
SOC_WDOG
=PP1V8_USB_H4
XTAL_SOC_24M_O
HSIC1_BB_DATA
=PP1V0_USB_H4
=PP1V8_H4
RST_SYSTEM_L
JTAG_SOC_TMS
JTAG_SOC_TCK
=PP1V8_H4
JTAG_SOC_TDI
JTAG_SOC_SEL
JTAG_SOC_TRST_L
JTAG_SOC_TDO
=PP3V3_USB_H4
051-9374
3 OF 46
13.0.0
6 OF 102
1
2
2
1
2
1
1 2
1
2
1
2
2
1
2
1
2
1
2
1
2
1
2
1
1
2
2
1
12
1
2
1
2
2
1
2
1
2
1
A
K
1
2
2
1
2
1
31
2 4
2
1
1 2
1 2
1 2
1 2
1 2
2
1
2
1 J23
G23
A16
A15
C27
T29
U29
R27
R26
T27
N28
T25
R25
M31
N31
T26
U27
P28P27
U26
D21E21
D20E20
D18E18
D17E17
D16E16
D19E19
W25V24
W29V27
V26
W28
V25
W26
T9
K12
W30
A25
W31
R31
U31
E26
E25
D26
D25
B25
C26
AH25
F27
AC27
J18
H21
J21
G21
M28
A29
A26
H26
G20
F22
H23
1 2
2
1
2
1
2
1
2
1
9
9
3 39
39
39
9
9
9
41
9
39
45
39
45
339
346939
346939
8 39
6. OUT
BI
BI
OUT
BI
OUT
OUT
OUT
IN
OUT
IN
IN
IN
IN
IN
OUT
IN
IN
IN
IN
IN
IN
OUT
IN
OUT
OUT
OUT
OUT
IN
OUT
OUT
OUT
IN
OUT
OUT
OUT
IN
OUT
OUT
IN
OUT
IN
OUT
IN
IN
IN
(2 OF 12)
UART4_TXD
UART4_RXD
UART4_RTSN
UART4_CTSN
UART3_TXD
UART3_RXD
UART3_RTSN
UART3_CTSN
UART2_TXD
UART2_RXD
UART2_RTSN
UART2_CTSN
UART1_TXD
UART1_RXD
UART1_RTSN
UART1_CTSN
UART0_TXD
UART0_RXD
GPIO9
GPIO8
GPIO7
GPIO6
GPIO5
GPIO4
GPIO36
GPIO35
GPIO34
GPIO33
GPIO32
GPIO31
GPIO30
GPIO3
GPIO29
GPIO28
GPIO27
GPIO26
GPIO25
GPIO24
GPIO23
GPIO22
GPIO21
GPIO20
GPIO2
GPIO19
GPIO18
GPIO17
GPIO16
GPIO15
GPIO14
GPIO13
GPIO12
GPIO11
GPIO10
GPIO1
GPIO0
VSS
EHCI_PORT_PWR0
EHCI_PORT_PWR1
EHCI_PORT_PWR2
TMR32_PWM2
TMR32_PWM1
TMR32_PWM0
UART5_RTXD
(3 OF 12)
SWI_DATA
SPI2_SSIN
SPI2_SCLK
SPI2_MOSI
SPI2_MISO
SPI1_SSIN
SPI1_SCLK
SPI1_MOSI
SPI0_MOSI
SPI0_MISO
SDIO0_DATA0
SDIO0_CMD
SDIO0_CLK
I2S3_MCK
I2S3_LRCK
I2S3_DOUT
I2S3_DIN
I2S3_BCLK
I2S2_MCK
I2S2_LRCK
I2S2_DOUT
I2S2_DIN
I2S2_BCLK
I2S1_LRCK
I2S1_DOUT
I2S1_DIN
I2C2_SDA
I2C2_SCL
I2C1_SDA
I2C1_SCL
I2C0_SDA
I2C0_SCL
DWI_DO
DWI_DI
I2S1_MCK
I2S1_BCLK
I2S0_DOUT
I2S0_DIN
I2S0_LRCK
I2S0_BCLK
I2S0_MCK
SDIO0_DATA1
SDIO0_DATA2
SDIO0_DATA3
DWI_CLK
VSS
SPI1_MISO
SPI0_SSIN
SPI0_SCLK
IN
IN
IN
OUT
IN
IN
IN
BI
IN
OUT
OUT
OUT
OUT
IN
OUT
OUT
OUT
OUT
IN
OUT
OUT
IN
IN
OUT
IN
IN
IN
IN
IN
OUT
IN
IN
OUT
OUT
IN
IN
OUT
OUT
IN
OUT
IN
OUT
OUT
OUT
IN
OUT
IN
OUT
IN
OUT
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
A
DIR
VCCB
GND
B
VCCA
IN
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
H4A I/OS
(SCREEN ROTATION LOCK)
R0700
1/32W
5%
2.2K
MF
01005
R0701
1/32W
5%
2.2K
01005
MF
R0702
5%
1/32W
1.8K
01005
MF
R0703
5%
1/32W
1.8K
01005
MF
R0705
1/32W
5%
2.2K
MF
01005
R0704
5%
1/32W
2.2K
MF
01005
4 10 15 42 44
4 10 15 42 44
4 18 19 44
4 18 19 44
4 17 18 44
4 17 18 44
1244
1244
1244
1244
9
9
9
R0771
MF
220K
1/32W
5%
01005
R0770
5%
MF
1/32W
220K
01005
R0765
5%
MF
1/32W
220K
01005
R0738
01005
MF
1%
100K
1/32W
R0737
01005
MF
1%
100K
1/32W
R0736
MF
01005
1%
1/32W
100K
R0735
01005
MF
1%
1/32W
100K
41242
42042
21
18
21
18
9
9
10 44
10 44
21 44
21 44
1444
1444
1444
1444
1444
1444
1444
1444
2144
2144
2144
2144
42 44
42 44
42 44
21
14
R0720
1%
MF
01005
33.2
1/32W
1444
9
9
9
U0652
OMIT
POP-512MB-DDR
BGA
H4AU0652
OMIT
POP-512MB-DDR
BGA
H4A 20
20
42042
415
9
4
49
40 42 44
1544
1544
1544
1544
1444
1444
1444
1444
R0721
1%
MF
33.2
1/32W
01005
1544
15
15
21
442
42
9
21
21
21
21
21
21
12
12
21 44
21 44
21 44
21 44
10 44
15
10 44
21 44
21 44
10 21 44
10 21 44
16
4
21
21
19
17
9
R0739
MF
01005
1%
1/32W
100K
21 24 44
21 24 44
21 24 44
10
10
1042
18
18
21
21 24 44
21 24 44
12 44
16
NOSTUFF
C0701
01005
20%
X5R-CERM
0.1UF
6.3V
NOSTUFF
U0701
SN74LVC1T45YZPR
BGA
4
01005
R0750
0%
0.00
1/32W
MF
AP: I/Os
SYNC_DATE=05/05/2011SYNC_MASTER=N/A
GPIO_MLC_RST_1V8_L GPIO_MLC_RST_L
AP_CLK_32K_CUMULUS
I2S0_CODEC_ASP_BCLK
I2S0_CODEC_ASP_DIN
BB_JTAG_TDI
BB_JTAG_TDO
GPIO_ACCEL_IRQ1_L
GPIO_GYRO_IRQ2
UART1_BT_CTS_L
UART0_DEBUG_TXD
GPIO_ACC_SW_EN
BB_JTAG_TRST_L
BB_JTAG_TMS
BB_JTAG_TCK
GPIO_SPKAMP_RST_L
GPIO_PMU_KEEPACT
GPIO_BTN_SRL_L
GPIO_BTN_POWER_L
GPIO_BTN_HOME_L
=PP1V8_H4
I2C0_SDA
I2C1_SDA
I2C1_SCL
I2C0_SCL
I2C2_SCL
=PP1V8_S2R_MISC
=PP1V8_ALWAYS
=PP1V8_S2R_MISC
SPI2_CODEC_CS_L
SPI2_CODEC_SCLK
SPI2_CODEC_MISO
SPI2_CODEC_MOSI
SPI1_GRAPE_CS_L
SPI1_GRAPE_SCLK
SPI1_GRAPE_MISO
GPIO_BOARD_ID1
GPIO_BOARD_ID2
I2S3_BT_DIN
I2S3_BT_DOUT
DWI_CLK
I2S0_CODEC_ASP_DOUT
I2S1_SPKAMP_BCLK
DWI_DO
I2C0_SCL
I2C0_SDA
I2C1_SCL
I2C1_SDA
I2C2_SDA
I2S1_SPKAMP_DIN
I2S1_SPKAMP_LRCK
I2S2_CODEC_XSP_DIN
NC_SWI_AP
I2S0_CODEC_ASP_MCK
GPIO_MLC_RST_1V8_L
GPIO_BB_HSIC_DEV_RDY
GPIO_BOARD_REV2
GPIO_BOARD_REV1
GPIO_BOARD_REV0
GPIO_MLC_RST_1V8_L
GPIO_FORCE_DFU
GPIO_DFU_STATUS
GPIO_BTN_HOME_L
GPIO_BTN_POWER_L
GPIO_BTN_VOL_UP_L
GPIO_BTN_VOL_DOWN_L
GPIO_BTN_SRL_L
GPIO_SPKAMP_RST_L
GPIO_CODEC_IRQ_L
GPIO_BT_WAKE
GPIO_BB_RST_L
GPIO_BB_GSM_TXBURST
GPIO_BB_IPC_GPIO
GPIO_BB_DIAGS_RDY
GPIO_BB_GPS_SYNC
GPIO_BB_RST_DET_L
GPIO_BB_HSIC_HOST_RDY
GPIO_BOOT_CONFIG0
GPIO_PMU_IRQ_L
GPIO_PMU_KEEPACT
GPIO_GRAPE_RST_L
GPIO_GRAPE_IRQ_L
GPIO_BB_RADIO_ON_L
GPIO_BOOT_CONFIG1
GPIO_FORCE_DFU
GPIO_BOOT_CONFIG3
GPIO_ACCEL_IRQ2_L
GPIO_GYRO_IRQ1
GPIO_MLC_PWR_EN
UART0_DEBUG_RXD
UART1_BT_RTS_L
GPIO_ALS_IRQ_L
GPIO_SPKAMP_LEFT_IRQ_L
UART2_ACC_RXD
GPIO_WLAN_HSIC_HOST_RDY
UART4_BB_RTS_L
UART4_BB_TXD
UART4_BB_RXD
UART4_BB_CTS_L
GPIO_BOARD_ID3
I2S0_CODEC_ASP_MCK_R
I2S1_SPKAMP_DOUT
DWI_DI
I2C2_SCL
I2S2_CODEC_XSP_DOUT
I2S2_CODEC_XSP_BCLK
SPI1_GRAPE_MOSI
I2S3_BT_LRCK
I2S3_BT_BCLK
UART5_BATT_RTXD
UART2_ACC_TXD
GPIO_WLAN_HSIC_DEV_RDY
UART3_WLAN_RXD
UART3_WLAN_TXD
GPIO_ACC_SW_POK_L
PMU_GPIO_TRISTAR_IRQ
UART1_BT_RXD
UART1_BT_TXD
GPIO_DFU_STATUS
GPIO_PROX_IRQ_L
GPIO_WLAN_HSIC_RESUME
GPIO_BOOT_CONFIG2
NC_GPIO31
I2S1_SPKAMP_MCK
I2S2_CODEC_XSP_LRCK
I2S1_SPKAMP_MCK_R
I2S0_CODEC_ASP_LRCK
GPIO_BOARD_ID0
NC_SPI0_SSIN
I2C2_SDA
=PP3V0_MLC_RST_LEVELSHIFTER=PP1V8_IO_H4
GPIO_SPKAMP_RIGHT_IRQ_L
GPIO_SPKAMP_KEEPALIVE
051-9374
13.0.0
7 OF 102
4 OF 46
1
2
1
2
1
2
1
2
1
2
1
2
1 2
1 2
1 2
1
2
1
2
1
2
1
2
1 2
AK27
AK26
AJ25
AJ26
AF1
AE1
AG2
AF2
R1
M1
T1
N1
AK1
AL1
AH5
AG5
C29
B29
H2
G1
L4
K3
G2
G3
AH3
R3
P2
AE4
AB3
AF4
T2
G4
AF5
AD3
AE5
AA3
V3
AC4
L2
H4
AD5
Y4
F2
AB4
N2
AB5
M3
W4
W3
J1
J3
J2
N3
H1
K4
A10
A9
A8
A5
A4
A3
A2
A1
T3
V2
U2
AN5
AP4
AP5
D28
A6
A7
AN6
AM21
AN22
AM12
AN13
AH4
AP13
AM3
AB1
AP21
AK25
AJ24
AH28
AM1
AN20
AK5
AH1
AL16
AM9
AK2
AM2
AN17
AM16
AP8
AM20
AL14
E29
D29
AG3
AM7
AM6
AL4
AN18
U1
B1
A31
A30
A27
A14
A13
A12
A11
AM13
AK3
AM22
AP17
AP14
AM19
AM18
AH24
AJ27
AK24
AM11
A17
A24
AP23
AM4
AM15
1 2
1
2
2
1
A2
C2
A1
B1
B2
C1
1 2
4 15
4 42
4 20 42
4 20 42
4 12 42
36939
410154244
4181944
4181944
410154244
4171844
491039
39
491039
4
4 9
4
44
44
4171844
396839
7. OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
(4 OF 12)
FMI1_WEN
FMI1_IO7
FMI1_IO6
FMI1_IO5
FMI1_IO4
FMI1_IO3
FMI1_IO2
FMI1_CLE
FMI1_CEN1
FMI1_ALE
VSS
FMI0_IO7
FMI0_ALE
FMI0_CLE
FMI0_WEN
FMI0_IO0
FMI0_IO1
FMI0_IO2
FMI0_IO3
FMI0_IO4
FMI0_CEN0
FMI0_CEN2
FMI0_CEN3
FMI0_CEN1
FMI0_IO6
FMI0_IO5
FMI1_CEN0
FMI0_DQS
FMI0_REN
FMI1_IO1
FMI1_IO0
FMI1_CEN3
FMI1_CEN2
FMI1_DQS
FMI1_REN
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
1144
U0652
OMIT
H4A
POP-512MB-DDR
BGA
R0832
MF
01005
1%
1/32W
100K
R0831
01005
MF
1%
100K
1/32W
AP: FLASH MEMORY INTERFACE
SYNC_DATE=04/18/2011SYNC_MASTER=N/A
NC_FMI1_CEN1
NC_FMI1_CEN2
NC_FMI0_CEN3
NC_FMI0_CEN2
NC_FMI0_CEN1
FMI1_CE0_L
FMI0_RE_N
FMI0_WE_L
FMI0_AD<7>
FMI0_AD<6>
FMI0_AD<5>
FMI0_DQS_P
=PP1V8_NAND_H4
=PP1V8_NAND_H4
FMI0_CE0_L
FMI1_DQS_P
FMI0_AD<3>
FMI0_AD<2>
FMI0_AD<1>
FMI0_AD<0>
FMI0_AD<4>
FMI0_ALE
FMI0_CLE
FMI1_AD<1>
FMI1_AD<2>
FMI1_AD<3>
FMI1_AD<5>
FMI1_AD<4>
FMI1_AD<7>
FMI1_AD<6>
FMI1_ALE
FMI1_CLE
FMI1_WE_L
FMI1_RE_N
NC_FMI1_CEN3
FMI1_AD<0>
051-9374
13.0.0
8 OF 102
5 OF 46
Y25
AB29
AA29
AB28
AA28
AA31
Y26
AA26
AB26
AB31
B17
B16
B15
B13
B12
B11
B9
B8
B2
AG27
AD25
AE28
AC25
AC28
AC26
AD29
AD26
AE25
AF28
AF25
AF26
AE26
AG26
AG28
AB30
AE27
AD28
Y28
W27
AB25
AA25
B6
B5
B3
AA27
Y29
1
2
1
2
1144
5839
5839
1144
8. OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
BI
IN
IN
OUT
OUT
MIPI0C_DPDATA0
MIPI0C_DNDATA0
MIPI0C_DPDATA1
MIPI0C_DNDATA1
MIPI0C_DPDATA2
MIPI0C_DNDATA2
MIPI0C_DPDATA3
MIPI0C_DNDATA3
MIPI0C_DPCLK
MIPI0C_DNCLK
MIPI0D_DPDATA0
MIPI0D_DNDATA0
MIPI0D_DPDATA1
MIPI0D_DNDATA1
MIPI0D_DPDATA2
MIPI0D_DNDATA2
MIPI0D_DPDATA3
MIPI0D_DNDATA3
MIPI0D_DPCLK
MIPI0D_DNCLK
ISP0_FLASH
ISP0_PRE_FLASH
SENSOR0_CLK
SENSOR0_RST
ISP1_FLASH
ISP1_PRE_FLASH
SENSOR1_CLK
SENSOR1_RST
ISP0_SCL
ISP0_SDA
ISP1_SCL
ISP1_SDA
MIPI_VDD10
MIPI0D_VDD10_PLL
MIPI0D_VDD
MIPI0D_VREG_0P4V
MIPI1C_DNCLK
MIPI1C_DNDATA0
MIPI1C_DNDATA1
MIPI1C_DPCLK
MIPI1C_DPDATA0
MIPI1C_DPDATA1
MIPI1D_DNCLK
MIPI1D_DNDATA0
MIPI1D_DNDATA1
MIPI1D_DPCLK
MIPI1D_DPDATA0
MIPI1D_DPDATA1
MIPI1D_VDD10_PLL
MIPI1D_VREG_0P4V
MIPI_VSS
MIPI_VSYNC
(5 OF 12)(6 OF 12)
DAC_AVDD18A
DAC_AVDD18D
DAC_AVSS18A
DAC_AVSS18D
DAC_COMP
DAC_IREF
DAC_OUT1
DAC_OUT2
DAC_OUT3
DAC_VREF
DP_HPD
DP_PAD_AUXN
DP_PAD_AUXP
DP_PAD_AVDD_AUX
DP_PAD_AVDD0
DP_PAD_AVDD1
DP_PAD_AVDDP0
DP_PAD_AVDDX
DP_PAD_AVSS_AUX
DP_PAD_AVSS0
DP_PAD_AVSS1
DP_PAD_AVSSP0
DP_PAD_AVSSX
DP_PAD_DC_TP
DP_PAD_DVDD
DP_PAD_DVSS
DP_PAD_R_BIAS
DP_PAD_TX0N
DP_PAD_TX0P
DP_PAD_TX1N
DP_PAD_TX1P
OUT
OUT
OUT
BI
OUT
OUT
OUT
IN
IN
IN
IN
OUT
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_ALT_ITEM
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
6.6MA
45MA 4MA
MIPI
TV/DISPLAYPORT
MIN_NECK_MIDTH SHOULD BE 0.2MM
15MA
77MA 77MA
5MA
11MA
8MA
12MA
C0902
X5R-CERM
10V
2.2NF
10%
0201
6.3V
X5R-CERM
01005
0.1UF
20%
C0903
6.3V
0.1UF
X5R-CERM
20%
01005
C0907
6.3V
X5R-CERM
01005
20%
0.1UF
C0908
1645
1645
1645
1645
1645
1645
1645
1645
1645
17 44
17
17 44
17 44
C0920
X5R-CERM
10%
2.2NF
10V
0201
0201
20%
X5R
1UF
6.3V
C0930
17 45
17 45
49.9 R0940
01005
MF
1/32W
2.2K
5%
01005
R0933
MF
1/32W
2.2K
5%
01005
R0932
17 45
17 45
POP-512MB-DDR
BGA
H4A
OMIT
U0652
H4A
POP-512MB-DDR
BGA
OMIT
U0652
FL0911
0201-1
80-OHM-0.2A-0.4-OHM
6.3V
1UF
X5R
20%
0201
C0963
27PF
16V
01005
5%
NP0-C0G
C0961
6.3V
X5R-CERM
01005
0.1UF
20%
C0962
1645
R0941
01005
100 20 44
20
MF
1/32W
2.2K
5%
01005
R0930
MF
1/32W
5%
2.2K
01005
R0931
20 44
20 44
2045
2045
2045
2045
2045
2045
12
SYNC_MASTER=MLB SYNC_DATE=05/04/2012
AP: TV/DP/MIPI/CAMERA
RADAR: 11363497FL0911155S0359155S0725
=PP1V0_DPORT_H4
NC_DP_PAD_TX0N
NC_DP_PAD_TX0P
NC_DP_PAD_AUXN
NC_DP_PAD_TX1P
NC_DP_PAD_TX1N
NC_DP_PAD_R_BIAS
NC_DP_PAD_DC_TP
NC_DP_PAD_AUXP
NC_DP_HPD
NC_DAC_VREF
NC_DAC_OUT3
NC_DAC_OUT2
NC_DAC_OUT1
NC_DAC_IREF
NC_DAC_COMP
=PP1V8_IO_H4
=PP1V8_DPORT_H4
ISP1_CAM_FRONT_SDA
ISP0_CAM_REAR_SCL
ISP0_CAM_REAR_SDA
ISP1_CAM_FRONT_SCL
NC_ISP1_FLASH
NC_ISP1_PRE_FLASH
MIPI1C_CAM_FRONT_CLK_P
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
VOLTAGE=0.4V
PP_AP_MIPI1D_0P4V
=PP1V8_H4
=PP1V8_MIPI_H4
=PP1V0_MIPI_PLL_H4
NC_MIPI1C_CAM_FRONT_DATA_P<1>
NC_MIPI1D_AP_DATA_P<1>
MIPI0D_DATA_N<0>
MIPI0D_CLK_P
MIPI0D_DATA_N<1>
MIPI0D_DATA_P<1>
ISP0_CAM_REAR_SHUTDOWN
MIPI0C_CAM_REAR_DATA_N<0>
NC_MIPI1D_AP_CLK_N
NC_MIPI1D_AP_CLK_P
NC_MIPI1D_AP_DATA_N<1>
NC_MIPI1C_CAM_FRONT_DATA_N<1>
MIPI1C_CAM_FRONT_CLK_N
NC_MIPI0C_CAM_REAR_DATA_P<3>
NC_MIPI0C_CAM_REAR_DATA_N<2>
MIPI0C_CAM_REAR_DATA_N<1>
MIPI0D_DATA_P<0>
MIPI0C_CAM_REAR_CLK_N
MIPI0C_CAM_REAR_CLK_P
NC_MIPI0C_CAM_REAR_DATA_N<3>
NC_MIPI1D_AP_DATA_P<0>
ISP1_CAM_FRONT_SHUTDOWN
NC_ISP0_PRE_FLASH
NC_ISP0_FLASH
PP1V0_MIPID_PLL_F
MIN_LINE_WIDTH=0.2MM
MAX_NECK_LENGTH=3 MM
MIN_NECK_WIDTH=0.1MM
VOLTAGE=1.1V
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
VOLTAGE=0.4V
NET_SPACING_TYPE=PWR
PP_AP_MIPI0D_0P4V
=PP1V0_MIPI_H4
NC_MIPI1D_AP_DATA_N<0>
MIPI0D_DATA_N<3>
MIPI0D_CLK_N
MIPI0D_DATA_P<3>
MIPI0D_DATA_N<2>
MIPI0D_DATA_P<2>
NC_MIPI0C_CAM_REAR_DATA_P<2>
MIPI0C_CAM_REAR_DATA_P<1>
MIPI0C_CAM_REAR_DATA_P<0>
DISPLAY_SYNC
ISP1_CAM_FRONT_CLK_R ISP1_CAM_FRONT_CLK
ISP0_CAM_REAR_CLK_R ISP0_CAM_REAR_CLK
MIPI1C_CAM_FRONT_DATA_N<0>
MIPI1C_CAM_FRONT_DATA_P<0>
051-9374
13.0.0
9 OF 102
6 OF 46
2
1
2
1
2
1
2
1
2
1
2
1
1 2
1
2
1
2
AM30
AM31
AL30
AL31
AJ30
AJ31
AH30
AH31
AK30
AK31
AN25
AP25
AN26
AP26
AN28
AP28
AN29
AP29
AN27
AP27
AL17
AL13
AP19
AN8
AL19
AL10
AP11
AP18
AP7
AC1
AN3
AL20
AG17
AG18
AG19
AG20
AG21
AG22
AG23
AH22
AH23
AJ17
AJ19
AJ18
AF31
AG31
AE31
AF30
AG30
AE30
AK29
AL29
AJ29
AK28
AL28
AJ28
AJ21
AJ23
AJ22
AH21
AH20
AH19
AH18
AH17
AM10
E23
E22
D23
D22
C23
C24
A23
A22
A21
H24
E27
J31
K31
M27
L24
K26
M25
N25
N24
M24
L25
M26
N26
P24
P25
P26
N27
F31
G31
C31
D31
21
2
1
2
1
2
1
1 2
1
2
1
2
39
4839
39
3 4 9 39
39
39
9
9
9
9
9
9
9
9
9
9
39
9
9
44
44
11. OUT
OUT
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
EVT
PROTO 2
PROTO 1
PROTO 0
BRD_REV[2-0]
SINGLE-PIN NETS
1011 P105 DEV
BOARD_ID[1]
BOARD_ID[2]
BOARD_ID[3]
3. READ
S/W READ FLOW
1. SET GPIO AS INPUT
1110 FMI0/1 4/4 CS W/TEST
1011 RESERVED
BOARD ID
BOOT_CONFIG[2] (GPIO28)
BOOT_CONFIG[0] (GPIO18)
BOOT_CONFIG[1] (GPIO25)
S/W READ FLOW
BOOT_CONFIG[3:0]
0100 FMI0 2CS
0111 RESERVED
FOR REFERENCE
0010 SPI0 W/TEST
0001 SPI3
0011 SPI3 W/TEST
1. SET GPIO AS INPUT
2. ENABLE PU AND DISABLE PD
3. READ
DVT
000
010
100
011
001
JTAG
3. READ
BOOT_CONFIG[3] (GPIO29)
2. DISABLE PU AND ENABLE PD
NOTE: PADS USED FOR DEBUG
BOOT CONFIG ID
BOOT_CONFIG[3-0]
2. DISABLE PU AND ENABLE PD
1. SET GPIO AS INPUT
ID[3-0] SYSTEM
BOARD_ID[0]
X123A
X123B
1100 P106 AP
1101 P106 DEV
1110 P107 AP
1111 P107 DEV
1010 P105 AP
1111 RESERVED
S/W READ FLOW
BOARD REVISION
1101 FMI0/1 4/4 CS
1100 FMI0/1 2/2 CS
1010 FMI1 4CS W/TEST
0110 FMI0 4CS W/TEST
1001 FMI1 4 CS
1000 FMI1 2 CS
0101 FMI0 4CS
0000 SPI0
CURRENT SETTING ->
1100 FMI0/1 2/2 CS
5%
2.2K
01005
1/32W
MF
BOARD_ID_P105_P107
R1205
3 44
R1201
MF
1/32W
01005
2.2K
5%
MF
1/32W
2.2K
5%
01005
R1200
5%
2.2K
01005
1/32W
MF
R1203
FMI_4CS_NOTEST
MF
1/32W
01005
2.2K
5%
BOARD_ID_DEV
R1206
BOARD_ID_P106_P107
5%
2.2K
01005
1/32W
MF
R1204
SHORT-01005
XW0602
SHORT-01005
XW0601
SHORT-01005
XW0603
01005
1/32W
MF
100
5%
R1260
1/20W
5%
MF
1K
201
NOSTUFF
R1270
01005
1/32W
2.2K
5%
MF
R1213
3
01005
MF
1/32W
5%
100
R1210
R1202
2.2K
5%
MF
1/32W
01005
FMI_4CS_TEST
01005
MF
1/32W
5%
100
R1211
NOSTUFF
5%
2.2K
01005
1/32W
MF
R1207
NOSTUFF
2.2K
MF
1/32W
01005
5%
R1208
5%
2.2K
01005
1/32W
MF
R1209
AP: MISC & ALIASES
SYNC_DATE=04/11/2011SYNC_MASTER=N/A
GPIO_BOOT_CONFIG1
GPIO_BOARD_REV2
GPIO_BOOT_CONFIG3
=PP1V8_H4
GPIO_BOOT_CONFIG2
GPIO_BOOT_CONFIG0
FMI0_RE_P
FMI1_DQS_N
NC_FMI0_DQS_NEG
MAKE_BASE=TRUE
NC_FMI0_RE_POS
MAKE_BASE=TRUE
NC_FMI1_DQS_NEG
MAKE_BASE=TRUE
NC_FMI1_RE_POS
MAKE_BASE=TRUE
NC_PMU_SHDWN
MAKE_BASE=TRUE
NC_JTAG_SOC_TDO
MAKE_BASE=TRUE
JTAG_SOC_TDO
PMU_SHDWN
FMI1_RE_P
FMI0_DQS_N
GPIO_BOARD_REV1
GPIO_BOARD_ID2
GPIO_BOARD_ID1
=PP1V8_H4
GPIO_BOARD_ID0
SOC_TST_STPCLK
SOC_HOLD_RESET
SOC_FAST_SCAN_CLK
SOC_TESTMODE
JTAG_SOC_SEL
JTAG_SOC_TRST_L
GPIO_BOARD_REV0
=PP1V8_S2R_MISC
GPIO_FORCE_DFU
GPIO_BOARD_ID3
NC_MIPI0C_CAM_REAR_DATA_N<2>NC_AP_MIPI0C_DNDATA2
MAKE_BASE=TRUE
NC_MIPI0C_CAM_REAR_DATA_P<2>NC_AP_MIPI0C_DPDATA2
MAKE_BASE=TRUE
NC_MIPI0C_CAM_REAR_DATA_N<3>NC_AP_MIPI0C_DNDATA3
MAKE_BASE=TRUE
NC_MIPI0C_CAM_REAR_DATA_P<3>NC_AP_MIPI0C_DPDATA3
MAKE_BASE=TRUE
NC_MIPI1D_AP_CLK_PNC_AP_MIPI1D_DPCLK
MAKE_BASE=TRUE NC_MIPI1D_AP_CLK_NNC_AP_MIPI1D_DNCLK
MAKE_BASE=TRUE
NC_MIPI1D_AP_DATA_P<0>NC_AP_MIPI1D_DPDATA0
MAKE_BASE=TRUE NC_MIPI1D_AP_DATA_N<0>NC_AP_MIPI1D_DNDATA0
MAKE_BASE=TRUE
NC_USB_FS_D_PNC_AP_USB11_DPD
MAKE_BASE=TRUE NC_USB_FS_D_NNC_AP_USB11_DND
MAKE_BASE=TRUE
NC_AP_MIPI1D_DNDATA1
MAKE_BASE=TRUE
NC_AP_MIPI1D_DPDATA1
MAKE_BASE=TRUE NC_MIPI1D_AP_DATA_N<1>
NC_MIPI1D_AP_DATA_P<1>
NC_MIPI1C_CAM_FRONT_DATA_P<1>
NC_MIPI1C_CAM_FRONT_DATA_N<1>MAKE_BASE=TRUE
NC_AP_MIPI1C_DPDATA1
MAKE_BASE=TRUE
NC_AP_MIPI1C_DNDATA1
051-9374
13.0.0
12 OF 102
9 OF 46
1
2
1
2
1
2
1
2
1
2
1
2
1 2
1 2
1 2
1 2
1
2
1
2
1
2
1
2 1
2
1
2
1
2
1
2
4
4
4
346939
4
4
11
11
3 44
42
11
11
4
4
4
346939
4
3
3
3
3
4
41039
4
4
6
6
6
6
6
6
6
6
3
3
6
6
6
6
12. OUT
IN
OUT
NC
OUT
IN
IN
OUT
BYPASS
SCL
INT
SDA
SWITCH_EN
HOST_RESET
OVP_SW_EN*
CON_DET_L
DN2
DP2
DN1
DP1
ACC2
ACC1
P_IN
VDD_1V8
VDD_3V0
ACC_PWR
JTAG_DIO
UART2_RX
JTAG_CLK
UART1_RX
UART2_TX
UART0_RX
UART1_TX
USB0_DN
UART0_TX
BRICK_ID
USB0_DP
USB1_DN
USB1_DP
DIG_DN
DVSS
DVSS
DVSS
DIG_DP
IN
IN
S
G
D
G
SYM_VER_1
D
S
OUT
OUT
ACC_DET*
ENABLE
POK*
ACC_PWR
GND
VCC
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_ALT_ITEM
TABLE_5_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
NXP
TI IC,ASIC,TRISTAR,THS7383,A1,WLCSP36
EITHER TRISTAR OR AP CAN RESET PMU
TRISTAR BYPASS FOR 3V LDO
AP DEBUG UART
ACCESSORY UART
AP USB
(T’S OFF TO H4A UART4)
BB DEBUG UART
TRISTAR
LAYOUT NOTE:
ADD THERMAL GND VIAS TO U1350
TO USB BB MUX
38
3 21 42
10
0201-1
20%
10V
X5R-CERM
1.0UF
C1303
CRITICAL
X5R-CERM
10%
4.7UF
0603
25V
C1302
CRITICAL
X5R-CERM
20%
0.1UF
6.3V
01005
C1300
CRITICAL
01005
X5R-CERM
0.1UF
6.3V
20%
C1301
CRITICAL
01005
MF
1/32W
5%
220K
R1310
74LVC1G32
SOT891
U1310
CRITICAL
01005
MF
1/32W
5%
R1311
220K
X5R-CERM
01005
20%
6.3V
0.1UF
C1310
4 42
3
10
42
OMIT
U1300
THS7383IYKAR
CRITICAL
WCSP
10%
201
X5R
6.3V
0.1UF
C1350
CRITICAL
10 38
4
1/32W
1.00M
MF
01005
1%
R1320
01005
100K
MF
1/32W
1%
R1321
CSD68803W15
BGA
Q1301CRITICAL
DFN
DMN26D0UFB4
Q1300
CRITICAL
MF
220K
01005
1/32W
5%
R1322
CRITICAL
410
NP0-C0G-CERM
8.2PF
+/-0.5PF
C1321
01005
16V
+/-0.5PF
8.2PF
NP0-C0G-CERM
C1320
16V
01005
C1322
NP0-C0G-CERM
+/-0.5PF
8.2PF
16V
01005
1%
0.00
1/20W
MF
0201
NOSTUFF
R1350
01005
1/32W
0%
0.00
MF
R1370
14
0201-1
X5R-CERM
20%
1.0UF
10V
C1360
CRITICAL
25V
X5R
402
1UF
10%
C1361
CRITICAL
C1362
01005
10V
X5R
470PF
10%
USMD
LM34904
U1350
CRITICAL
IC,ASIC,TRISTAR,CBTL1608,A1,WLCSP36343S0614 1 CRITICAL COMMONU1300
343S0620 U1300COMMON343S0614
SYNC_MASTER=N/A SYNC_DATE=N/A
E75 SUPPORT
JTAG_SOC_TMS
JTAG_SOC_TCK
UART0_DEBUG_TXD
UART0_DEBUG_RXD
TS_HOST_RESET
=PP3V0_S2R_TRISTAR
PPVBUS_PROT
TS_E75_DPAIR2_N
NC_U1310_5
=PP1V8_S2R_TRISTAR
USB_BB_D_N
USB_BRICKID
MIKEY_TS_N
UART4_BB_TXD
UART2_ACC_RXD
UART2_ACC_TXD
SOC_WDOG
PMU_RESET_IN
=PP1V8_S2R_MISC
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
MIN_NECK_WIDTH=0.2MM
MIN_LINE_WIDTH=0.6MM
VOLTAGE=3.3V
PP3V3_ACC_FET
GPIO_ACC_SW_POK
=PP3V3_ACC
GPIO_ACC_SW_POK_L
I2C0_SCL
PMU_GPIO_TRISTAR_IRQ
I2C0_SDA
RST_SYSTEM_L
TS_HOST_RESET
OVP_SW_EN_L
TS_CON_DET_L
TS_E75_DPAIR1_N
TS_ACC2
TS_ACC1
SOC_USB_D_N
SOC_USB_D_P
MIKEY_TS_P
L81_MBUS_REF
=PPVCC_MAIN_ACC_SW
GPIO_ACC_SW_POK_L
GPIO_ACC_SW_EN
TS_E75_DPAIR2_P
=PP1V8_S2R_TRISTAR
MAX_NECK_LENGTH=0.5MM
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
VOLTAGE=3V
NET_SPACING_TYPE=PWR
TRISTAR_ADD0
TS_CON_DET_L
USB_BB_D_P
UART4_BB_RXD
TS_E75_DPAIR1_P
PP3V3_ACC_FET
051-9374
13.0.0
13 OF 102
10 OF 46
2
1
2
1
2
1
2
1
1
2
2
6
1
4
35
1
2
2
1
E6
D4
C6
D3
E4
B6
D6
E3
B4
A4
B2
A2
E5
C5
F6
F3
F4
D5
B5
D1
A5
F1
D2
E1
F2
B3
E2
C2
A3
B1
A1
C4
A6
C1
F5
C3
2
1
1
2
1
2
A2
B1
C3
C2
A3
A1
B2
C1
B3
3
1
2
1
2
2
1
2
1
2
1
1 2
1 2
2
1
2
1
2
1
C2
B2
C1
A2
B1A1
344
344
444
444
39
38
38 44
1039
2144
42
1445
42144
444
444
4939
1039
410
4 15 42 44
4 15 42 44
10 38
38 44
38
38
344
344
1445
39
38 44
1039
2144
42144
38 44
10
13. IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
IO0-1
IO7-1
IO6-1
IO3-1
IO4-1
IO5-1
IO1-1
IO2-1
IO7-0
IO5-0
IO6-0
IO4-0
IO2-0
IO3-0
IO1-0
IO0-0
VCC
CLE1
CE1*
CLE0
CE0*
WE0*
ALE0
RE0
RE0*
DQS0*
R/B0*
DQS0
ALE1
WE1*
RE1
RE1*
DQS1
DQS1*
R/B1*
ZQ
VREF
VSSQVSS
VCCQ
VDDI
TMSC
TCKC
TABLE_ALT_ITEM
TABLE_ALT_ITEM
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_5_ITEM
REFERENCE DESIGNATOR(S) BOM OPTION
TABLE_5_HEAD
QTY DESCRIPTIONPART#
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_ALT_ITEM
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
FLASH CONFIGURATIONS
X5R
20%
0.22UF
6.3V
0201
C1414
CRITICAL
20%
0.22UF
0201
X5R
6.3V
C1413
CRITICAL
01005
MF
1/32W
100K
1%
R1455
CERM-X5R
10UF
6.3V
20%
0402-2
C1412
CRITICAL
6.3V
20%
10UF
CERM-X5R
0402-1
C1411
CRITICAL
6.3V
X5R-CERM
20%
0.1UF
01005
C141001005
0.1UF
6.3V
20%
X5R-CERM
C1404
20%
C1402
0402-2
CERM-X5R
6.3V
10UF
CRITICAL
10UF
0402-2
6.3V
CERM-X5R
C1401
20%
CRITICAL
0402-2
CERM-X5R
C1400
10UF
20%
6.3V
CRITICAL
20%
0.22UF
0201
X5R
6.3V
C1406
20%
0.22UF
0201
X5R
6.3V
C1405
5 44
5 44
5 44
5 44
5 44
5 44
5 44
5 44
5 44
5 44
5 44
5 44
201
243
1%
1/20W
MF
R1454
20%
X5R
6.3V
1UF
0201
C1450
CRITICAL
544
20%
0201
1UF
6.3V
X5R
C1451
CRITICAL
544
544
544
544
544
544
544
544
544
544
544
544
544
544
544
XXNM-XGBX8-MLC-PPN1.5-ODP
OMIT
LGA-12X17
U1400
CRITICAL
R1460
01005
1%
1/32W
MF
50K
R1461
01005
1%
1/32W
MF
50K
6.3V
01005
C1460
X5R
0.01UF
10%
6.3V
01005
C1461
X5R
0.01UF
10%
27PF
16V
5%
01005
NP0-C0G
C1491
16V
5%
01005
NP0-C0G
27PF
C1490
NP0-C0G
01005
5%
16V
27PF
C1492
NP0-C0G
01005
5%
16V
27PF
C1494
27PF
NP0-C0G
01005
5%
16V
C1493
SYNC_MASTER=MLB
NAND STORAGE
SYNC_DATE=05/04/2012
U1400335S0890 8GB HYNIX 20NM PPN1.5 8GB335S0889
64GB SAMSUNG 21NM PPN1.5 64GB335S0883 U1400335S0880
SAMSUNG 21NM PPN1.5 32GB32GB335S0882 U1400335S0880
SAMSUNG 21NM PPN1.5 16GB16GB335S0881 U1400335S0880
16GB SANDISK 19NM PPN1.5 16GB335S0900 U1400335S0880
U1400335S0880 64GB HYNIX 20NM PPN1.5 64GB335S0873
1 U1400335S0880 TOSHIBA 19NM PPN1.5 64GB 64GB
U14001335S0879 TOSHIBA 19NM PPN1.5 32GB 32GB
U14001335S0878 TOSHIBA 19NM PPN1.5 16GB 16GB
1 U1400335S0890 TOSHIBA 19NM PPN1.5 8GB 8GB
U1400335S0878 16GB HYNIX 20NM PPN1.5 16GB335S0871
U1400335S0879 32GB HYNIX 20NM PPN1.5 32GB335S0872
=PP1V8_NAND
NAND_RDYBSY_L
=PP1V8_NAND
VREF_NAND_U1400
MIN_LINE_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM
MIN_NECK_WIDTH=0.1MM
VOLTAGE=1.2V
PPVDDI_NAND_U1400
=PP3V3_NAND
FMI_ZQ_U1400
FMI1_CLE
FMI1_CE0_L
FMI0_CLE
FMI0_CE0_L
FMI0_WE_L
FMI0_ALE
FMI0_RE_P
FMI0_RE_N
FMI0_DQS_N
FMI0_DQS_P
FMI1_ALE
FMI1_WE_L
FMI1_RE_P
FMI1_RE_N
FMI1_DQS_P
FMI1_DQS_N
TP_TMSC_U1400
TP_TCKC_U1400
FMI0_AD<2>
FMI0_AD<3>
FMI0_AD<6>
FMI0_AD<7>
FMI1_AD<0>
FMI1_AD<1>
FMI1_AD<2>
FMI1_AD<3>
FMI1_AD<4>
FMI1_AD<5>
FMI1_AD<6>
FMI1_AD<7>
FMI0_AD<5>
FMI0_AD<0>
FMI0_AD<1>
FMI0_AD<4>
051-9374
13.0.0
14 OF 102
11 OF 46
2
1
2
1
1
2
2
1
2
1
2
12
1
2
1
2
1
2
1
2
1
2
1
1
2
2
1
2
1
G1
G7
J7
N3
N5
L7
J1
L1
H6
K6
J5
L5
J3
K2
H2
G3
F2
M6
B6
C3
C5
A3
A5
E3
C1
B4
C7
F4
E5
H4
D2
E1
D4
D6
M4
K4
E7
A1
G5
OA8
OF8
G0
OE0
OD8
OC8
N7
OE8
OD0
OC0
A7
M2
L3
F6
B2
OF0
G8
N1
OB8
OB0
OA0
1
2
1
2
2
1
2
1
2
1
2
1
2
1
2
1
2
1
11 39
11 39
39
9
9
9
9
14. CAP
ON S
D
VDD
GND
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
LAYOUT NOTE:
PUT THERMAL VIAS AROUND U2200 IN CASE OF SHORTED CONDITION
(PLUG - FLEX 998-4527)
TOUCH SUBSYSTEM
RCPT - MLB 998-4526 -> 516S1054
01005
MF
1/32W
0%
0.00
R1752
F-ST-SM-1
CRITICAL
503304-2010
J1700
01005
1%
1.00K
1/32W
R1790
MF
MF
R1780
0%
1/32W
01005
0.00
0.00
1/32W
0%
MF
R1753
01005
01005
16V
NP0-C0G
5%
27PF
NOSTUFF
C1761
C1702
16V
1000PF
201
X7R
10%
C1701
402
1UF
10%
10V
X5R
C1700
5%
NP0-C0G
16V
01005
27PF
240OHM-350MA
0201
L1700
C1705
10%
16V
X7R
201
1000PF
C1704
0201
1UF
20%
6.3V
X5R
C1708
10%
16V
X7R
201
1000PF
C1707
0201
1UF
20%
6.3V
X5R
01005
C1703
NP0-C0G
16V
27PF
5%
240OHM-350MA
0201
L1701
L1702
0201
240-OHM-0.2A-0.8-OHM
C1706
16V
NP0-C0G
27PF
5%
01005
L1750
NOSTUFF
240-OHM-0.2A-0.8-OHM
0201
CRITICAL
C1752
0201
20%
1UF
X5R
6.3VCRITICAL
SLG5AP302
TDFN
U1700
CRITICAL
16V
X5R-CERM
0.1UF
10%
0201
C1750
201
4700PF
10V
X7R
10%
C1751
CRITICAL
01005
1/32W
MF
R1751
100K
1%
CRITICAL
10V
X5R-CERM
0402-2
20%
C1753
10UF
NOSTUFF
R1750
169K
1/20W
MF
1%
201
L1760
150OHM-25%-200MA-0.7DCR
01005
01005
16V
NP0-C0G
5%
27PF
C1760
SYNC_MASTER=N/A
TOUCH: FLEX CONNECTOR
SYNC_DATE=06/21/2010
PMU_GPIO_HALL_IRQ_2
PMU_GPIO_HALL_IRQ_4
GPIO_BTN_HOME_FILT_L
SPI1_GRAPE_SCLK_RSPI1_GRAPE_SCLK
GPIO_BTN_HOME_R_L
DISPLAY_SYNC_RDISPLAY_SYNC
=PP1V8_GRAPE
PP3V0_S2R_HALL_FILT
PMU_GPIO_HALL_IRQ_1
GPIO_BTN_HOME_FILT_L
SPI1_GRAPE_MISO
PP5V25_GRAPE_FILT
VOLTAGE=5.25V
MIN_LINE_WIDTH=0.6 mm
MIN_NECK_WIDTH=0.2 mm
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
=PP5V25_GRAPE
=PP1V8_S2R_GRAPE
PP1V8_GRAPE_FILT
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
VOLTAGE=1.8V
MIN_NECK_WIDTH=0.2 mm
MIN_LINE_WIDTH=0.6 mm
VCC_MAIN_GRAPE_RAMP
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
MIN_LINE_WIDTH=0.6 mm
MIN_NECK_WIDTH=0.2 mm
PP3V0_S2R_HALL_FILT
VOLTAGE=3.0V
=PP3V0_S2R_HALL
GPIO_BTN_HOME_L
PP5V25_GRAPE_FILT
PP1V8_GRAPE_FILT
SPI1_GRAPE_CS_L
SPI1_GRAPE_MOSI
PP1V8_S2R2GRAPE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.30 MM
MIN_NECK_WIDTH=0.20 MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3 MM
PMU_GPIO_HALL_IRQ_3
GPIO_GRAPE_IRQ_L
GPIO_GRAPE_RST_L
AP_CLK_32K_CUMULUS
=PPVCC_MAIN_GRAPE
=PP1V8_GRAPE
=PP5V25_GRAPE MAIN2GRAPE_ON
051-9374
13.0.0
17 OF 102
12 OF 46
1 2
13
17
24
23
19
11
15
9
7
5
1
3
18
20
12
14
16
8
10
6
4
2
22
21
1 2
1 2
1 2
2
1
2
1
2
1
2
1
21
2
1
2
1
2
1
2
1
2
1
21
21
2
1
21
2
1
7
2 5
3
18
2
1
2
11
2
2
1
1 2
21
2
1
42
42
12
44444
6
1239
12
42
12
444
121239
39
12
1239
442
12
12
444
444
42
4
4
444
39
1239
1239
15. Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
AUDIO_JACK_FLEX MIC2
AUDIO_JACK_FLEX MIC1
AUDIO_JACK_FLEX RET2
AUDIO_JACK_FLEX RET1
PER DAVE BREECE
P/N 510S0760 - MLB
(P/N 510S0761 - FLEX)
CRITICAL
F-ST-SM-COMBO
AA07-S016VA1
J1800
L1800
240-OHM-0.2A-0.8-OHM
0201
01005
5%
27PF
16V
NP0-C0G
C1800
C1801
201
X5R
6.3V
10%
0.1UF
NP0-C0G
16V
27PF
5%
01005
C1802
1/32W
MF
0.00
0%
R1850
01005
NOSTUFF
C1850
01005
5%
27PF
16V
NP0-C0G
C1821
56PF
NP0-C0G
16V
5%
0100501005
C1820
56PF
NP0-C0G
16V
5%
01005
C1822
56PF
NP0-C0G
16V
5%
AUDIO JACK FLEX CONN
SYNC_MASTER=N/A SYNC_DATE=03/31/2011
=PP1V8_DMIC
DMIC1_FF_SCLK
CONN_HP_HEADSET_DET
CONN_HP_LEFT_FILT
CONN_HP_RIGHT_FILT
CONN_HP_HS3_FILT
CONN_HP_HS4_FILT
MAX_NECK_LENGTH=3 MM
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=1.8V
PP1V8_DMIC_CONN
MIN_LINE_WIDTH=0.6 mm
NET_SPACING_TYPE=PWR
DMIC1_FF_SCLK_CONN
DMIC1_FF_SD
CONN_HP_HS3_REF_FILT
CONN_HP_HS4_REF_FILT
VOLTAGE=2.65V MIN_NECK_WIDTH=0.06 MMPP_LDO14_2P65
ANT_PORTB_1
ANT_PORTB_2
ANT_PORTB_3
051-9374
13.0.0
18 OF 102
13 OF 46
20
19
18
17
15
13
11
9
7
1
16
14
12
10
8
6
4
2
5
3
21
2
1
2
1
2
1
1 2
2
1
2
1
2
1
2
1
39
1445
14
14
14
14
14
45
1445
14
14
2122273235
2125
2125
2125
16. IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
IN
OUT
IN
OUT
OUT
IN
IN
IN
OUT
IN
BI
BI
OUT
OUT
SYM 2 OF 2
DMIC1_SCLK
DMIC2_SD
MCLK
GND13
GND0
TSTI2
TSTI1
TSTI0
GND18
GND17
GND16
GND15
GND14
GND12
GND11
GND10
GND9
GND8
GND7
GND6
GND5
GND4
GND3
GND2
GND1
RESET*
WAKE*
INT*
CDOUT
CDIN
CCLK
XSP_SDOUT
XSP_SDIN_DAC2_MUTE
XSP_LRCK_FSYNC
XSP_SCLK
ASP_SDOUT
ASP_SDIN
ASP_LRCK
ASP_SCLK
DMIC2_SCLK
DMIC1_SD
CS*
MBUS_REF
SYM 1 OF 2
FLYP
MIC4_BIAS_FILT
AIN3+
AIN1-
FLYN
GNDA
MIC1_BIAS
MIC2_BIAS_FILT_IN
MIC2_BIAS_FILT
MIC2_BIAS
AIN2+
AIN2M
MIC2_BIAS_IN
AIN3-
MIC3_BIAS
MIC3_BIAS_FILT
AIN4+
AIN4-
MIC4_BIAS
GNDP
GNDD
GNDHS
+VCP_FILT
FILT-
FILT+
LINEOUT_REF
LINEOUTB
LINEOUTA
HPDETECT
HS4_REF
HS3_REF
HS4
HS3
HPOUTB
HPOUTA
DN
DP
AOUT2-
AOUT2+
AOUT1_M
AOUT1+
GNDCP
-VCP_FILT
VA
VCP1
VD
VP0
VL
VP1
VPROG_CP
VPROG_MB
SPEAKER_VQ
AIN1+
MIC1_BIAS_FILT
GNDHS
FLYC
VCP0
IN
IN
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_ALT_ITEM
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
DIGITAL MIC
TO HEADPHONE JACK
PLACE L1900 TO 1905 CLOSE
TO THE HP CONNECTOR
U1900 DECAPS CHANGED ON 5/24/12 PER RADAR #11485846
NOTE:
PLACE R1930 & R1931 CLOSE TO U3600
MIKEY BUS FILTER
13
CRITICAL
4.7UF
402
20%
6.3V
X5R
C1910
NOSTUFF
SHORT-8L-0.25MM-SM
XW1900
CRITICAL
20%
X5R
4.7UF
C1907
402
6.3V
CRITICAL
4.7UF
X5R
20%
402
6.3V
C1908
R1912 MF1/32W 5% 01005
22
R1913 010055%1/32W MF
22
1345
1345
444
444
R19101/32W 5% MF 01005
22
1/32W
R1911 22
5% 01005MF
444
444
444
444
444
444
444
444
444
444
444
4
42
42
4.7UF
402
20%
6.3V
X5R
C1912
R1901
1%
2.21K
201
1/20W
MF
20%
X5R
1.0UF
6.3V
0201-MUR
C1911
R1940
NOSTUFF
01005
MF
1/32W
5%
1.00K
13
13
NOSTUFF
5%
MF
1/20W
201
0
R1914 10 14
1014
CRITICAL
X5R
6.3V
10%
402
NOSTUFF
2.2UF
C1918
SHORT-8L-0.25MM-SM
NOSTUFF
XW1902
10%
201 X5R
0.01UF
10V
C1916
10V
201
10%
X5R
0.01UF
C1917
NOSTUFF
SHORT-8L-0.25MM-SM
XW1903
1/20W
201
12
MF
5%
R1931
12
1/20W
201
MF
5%
R1930
SIGNAL_MODEL=EMPTY
100PF
NP0-CERM
0201
25V
5%
C1932
NOSTUFF
25V
NP0-CERM
0201
100PF
5%
C1931
SIGNAL_MODEL=EMPTY
0201
100PF
25V
NP0-CERM
5%
C1930
10 45
10 45
0201
FERR-33-OHM-0.8A-0.09-OHM
L1900
0201
FERR-33-OHM-0.8A-0.09-OHM
L1901
0201
FERR-33-OHM-0.8A-0.09-OHM
L1902
0201
FERR-33-OHM-0.8A-0.09-OHM
L1903
120-OHM-210MA
01005
L1904
01005
120-OHM-210MA
L1905
13
13
5%
100PF
NP0-C0G
16V
01005
C1990
01005
16V
NP0-C0G
100PF
5%
C1991
R1950
201
1.00
1%
1/20W
MF
C1951
CRITICAL
1.0UF
0201-MUR
20%
6.3V
X5R
6.3V
X5R
402
20%
CRITICAL
C1950
4.7UF
201
R1951
MF
1/20W
1%
1.00
201
255K
R1952
1%
1/20W
MF
C1913
10V
X5R-CERM
0201
10%
0.1UF
201
R1953
0
MF
1/20W
5%
NOSTUFF
0
1/20W
MF
5%
R1954
201
CS42L81-CWZR-A1
WLCSP
U1900
CS42L81-CWZR-A1
U1900
WLCSP
CRITICAL
10%
C1914
10V
X5R-CERM
0201
0.1UF
C1909
0402
10V
20%
4.7UF
X5R-CERM
CRITICAL
0.1UF
10%
0201
X5R-CERM
10V
C1904
0.1UF
C1915
01005
X5R-CERM
6.3V
20%
C1902
0.1UF
20%
6.3V
X5R-CERM
01005
X5R
6.3V
20%
0201-MUR
1.0UF
C1903
CRITICAL
20%
402
X5R
C1901
6.3V
4.7UF
CRITICAL
402
20%6.3V
X5R
4.7UF
C1905
X5R402
6.3V
4.7UF
20%
C1906
13
0201
240-OHM-0.2A-0.8-OHM
L1920
NOSTUFF
201
X7R
10V
10%
4700PF
C1920MF
5%
1/32W
3.3K
01005
R1920
13
SYNC_MASTER=KAVITHA
AUDIO: L81 CODEC
SYNC_DATE=01/18/2012
RADAR:11100717L1904,L1905155S0453155S0773
MIKEY_TS_N
MIKEY_TS_PL81_MBUS_P
L81_MBUS_N
=PP1V7_VA_VCP
0.30MML81_PVCP
0.15MM
CODEC_HP_HS4_REF
MIN_LINE_WIDTH=0.15MM
MIN_NECK_WIDTH=0.1MM
L81_MBUS_REF
GND_AUDIO_CODEC
MIN_LINE_WIDTH=0.15MM
MIN_NECK_WIDTH=0.1MM
CODEC_HP_HS3_REF
L82_MIC2_BIAS_FILT
AIN1P NO_TEST=TRUE
MIN_LINE_WIDTH=0.15MM
CONN_HP_HS4_REF_FILT
MIN_NECK_WIDTH=0.1MM
CONN_HP_HS3_REF_FILT
MIN_LINE_WIDTH=0.15MM
MIN_NECK_WIDTH=0.1MM
NO_TEST=TRUE NC_CODEC_LINE_OUT_L
NC_CODEC_LINE_OUT_RNO_TEST=TRUE
L81_SPEAKER_VQ
NO_TEST=TRUE NC_RIGHT_CH_OUT_N
L81_NVCP
0.15MM
0.30MMNO_TEST=TRUENC_LEFT_CH_OUT_P
AIN4P NO_TEST=TRUE
HP_MIC_N
HP_MIC_PCODEC_HP_HS4_REF
NO_TEST=TRUEMIC4_BIAS_FILT
CODEC_HP_DET
L81_FILT
NO_TEST=TRUENC_LEFT_CH_OUT_N
CODEC_HP_DET CONN_HP_HEADSET_DET
AIN3P NO_TEST=TRUE
AIN3N NO_TEST=TRUE
NO_TEST=TRUEMIC3_BIAS_FILT
L81_AIN2_P
AIN4N NO_TEST=TRUE
NC_RIGHT_CH_OUT_PNO_TEST=TRUE
L81_MBUS_N
NO_TEST=TRUEMIC1_BIAS_FILT
AIN1N NO_TEST=TRUE
MIN_NECK_WIDTH=0.20MM
CONN_HP_HS4_FILT
MIN_LINE_WIDTH=0.50MM
CODEC_HP_DET_R
MIN_NECK_WIDTH=0.15MM
CONN_HP_LEFT_FILT
MIN_LINE_WIDTH=0.20MM
CONN_HP_RIGHT_FILT
MIN_LINE_WIDTH=0.20MM
MIN_NECK_WIDTH=0.15MM
MIN_NECK_WIDTH=0.20MM
MIN_LINE_WIDTH=0.50MM
CONN_HP_HS3_FILT
L81_MBUS_P
MIN_LINE_WIDTH=0.20MMCODEC_HP_LEFT MIN_NECK_WIDTH=0.15MM
CODEC_HP_HS4 MIN_NECK_WIDTH=0.20MMMIN_LINE_WIDTH=0.50MM
CODEC_HP_HS3 MIN_NECK_WIDTH=0.20MMMIN_LINE_WIDTH=0.50MM
MIN_NECK_WIDTH=0.15MMMIN_LINE_WIDTH=0.20MMCODEC_HP_RIGHT
GND_AUDIO_CODEC
CODEC_HP_HS3_REF
L81_AIN2_N
L81_MIC2_BIAS_FILT_IN
L81_MIC2_BIAS_IN
MIC3_BIAS_FILT
MIC4_BIAS_FILT
MIC1_BIAS_FILT
AIN1P
AIN1N
AIN3N
AIN3P
CODEC_AIN
MAKE_BASE=TRUE
AIN4N
AIN4P
NC_MIC1_BIAS NO_TEST=TRUE
NO_TEST=TRUENC_MIC3_BIAS
NC_MIC4_BIAS NO_TEST=TRUE
MAKE_BASE=TRUE
CODEC_MIC_BIAS_FILT
L81_MIC2_BIAS
=PP1V8_AUDIO
PMU_GPIO_CODEC_RST_L
L81_DMIC1_FF_SCLK
I2S0_CODEC_ASP_MCK
PMU_GPIO_CODEC_HS_IRQ_L
GPIO_CODEC_IRQ_L
SPI2_CODEC_MISO
SPI2_CODEC_MOSI
SPI2_CODEC_SCLK
I2S2_CODEC_XSP_DOUT
I2S2_CODEC_XSP_LRCK
I2S2_CODEC_XSP_BCLK
I2S0_CODEC_ASP_DOUT
I2S0_CODEC_ASP_LRCK
I2S0_CODEC_ASP_BCLK
NO_TEST=TRUENC_DMIC2_SCLK
L81_DMIC1_FF_SD
SPI2_CODEC_CS_L
L81_MBUS_REF
I2S0_CODEC_ASP_DIN I2S0_CODEC_ASP_SDOUT
DMIC1_FF_SD
DMIC1_FF_SCLK
I2S2_CODEC_XSP_DIN I2S2_CODEC_XSP_SDOUT
=PP1V8_AUDIO
GND_AUDIO_CODEC
GND_AUDIO_CODEC
VOLTAGE=0V
GND_AUDIO_CODEC
0.20MM
0.15MM
PP1V7_VCP
VOLTAGE=1.7V
MIN_LINE_WIDTH=0.3MM
MIN_NECK_WIDTH=0.15MM
PPVCC_VPROG_MB_F
VOLTAGE=4.2V
MIN_LINE_WIDTH=0.3MM
MIN_NECK_WIDTH=0.15MM
0.3MM
0.15MM
L81_FLYN
0.3MM
0.15MM
L81_FLYC
0.3MM
0.15MM
L81_FLYP
=PPVCC_MAIN_AUDIO
PPVCC_VPROG_CP
MIN_NECK_WIDTH=0.15MM
MIN_LINE_WIDTH=0.3MM
VOLTAGE=4.2V
MIN_NECK_WIDTH=0.15MM
MIN_LINE_WIDTH=0.3MM
VOLTAGE=4.2V
PPVCC_VPROG_MB =PP3V0_SPARE1
051-9374
13.0.0
19 OF 102
14 OF 46
2
1
21
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
2
1
1
2
1 2
2
1
2 1 1 2
1 22 1
1 2
1 2
2
1
2
1
2
1
21
21
21
21
21
21
2
1
2
1
1 2
2
1
2
1
1 2
1 2
2
1
1
2
1 2
B2
B7
C8
G5
C6
D4
C7
C4
J5
H7
H5
G7
G6
F8
F7
F6
F5
E7
E6
E5
D8
D7
D6
D5
D3
C9
B10
B9
A7
B8
A6
A4
A5
B5
B4
A1
A2
B3
A3
B6
B1
C5
K5
H10
F2
C3
E4
K10
G2
H2
K3
F3
G4
C1
D1
J3
C2
H4
G3
D2
E2
F4
E10
A10
J2
H9
F1
E1
H6
J6
K6
H8
J7
K7
K1
J1
K8
J8
K4
J4
D9
D10
F9
F10
J9
K9
G1
G9
A9
E8
A8
E9
G10
H1
C10
E3
H3
K2
J10
G8
2
1
2
1
2
1
2
1
2
1
2
1
2
1
12
12
21
2
1
1 2
1445
1445
1539
14
14
14
14
14
45
4514
14
14
14
14
14
14
45
14
14 45
14
14
14 45
14
14
45
14
14
14
14
14
14
14
14
14
1439
45
45
44
44
1439
14
14
14
1539
39