SlideShare a Scribd company logo
1 of 13
Download to read offline
Memory organisation
Prepared by :- Snehalata Agasti
CSE department
Memory basics
• Memory : - Physical storage device in computer system.
• Single memory can be used to store the data.
• But we are using multiple memory, to increase the performance.
• So memory hierarchy is used.
• Goal of memory hierarchy:- To maximise the access speed
To minimise the cost per bit.
• Different types of memory :-
Internal memory - Registers, cache memory
Main memory - RAM, ROM
Secondary memory - HDD
Tertiary memory - Tape drive
Memory hierarchy
Increases the capacity/size
Increases the
Cost per bit
Access speed decreases
Classification of memory
Static RAM vs Dynamic RAM
1. Made up of Flip-Flop
2. No periodic refreshment
required
3. Faster
4. More costly
5. Used as cache memory
1.Made up of capacitor
2. Periodic refreshment
required
3. Comparatively slower
4. Less expensive
5. Used as main memory
Memory representation
✓ Memory is used to store the data.
✓ Memory is divided into number of
cells.
✓ It looks like a two dimensional array.
✓ Each cross section of row and column
is known as cell.
✓ Capacity of each cell is 1 bit.
✓ Each row in memory is called Word.
✓ Size of word may be 8bit/16bit/
32bit/64 bit.
✓ If n-number of bits is used for
address lines then total memory
address possible is 2n .
✓ Range of address is 0 to 2n-1 .
Cell
Memory organisation
• 128 x 8 decoder is given. Find number of bits required?
128 x 8
Decoder
CS
8bits data line
WR
RD
Address Line 7-bits
✓ 128 x 8 means total address is 128 and 8 data lines
present.
✓ To represent 128 address space 7bit address line is
required.
✓ CS means chip Select , 1 bit is required to enable the
chip.
number of address line(n)= log2
total address
log2
128 = log227=7*1=7
✓ WR stands for write, needs 1bit.
✓ For read(RD) 1-bit is required.
✓ So total bits required= 7+8+1+1+1 = 18bits
Cache memory
Characteristics of cache memory
• Cache memory is fastest memory.
• Present in between main memory processor.
• Smaller in size.
• Expensive.
• Used for frequently accessed data.
• Reduce the average access time.
Cache hit/miss
• If the processor finds that the memory location is in the cache, a cache
hit has occurred and data is read from cache
• If the processor does not find the memory location in the cache,
a cache miss has occurred. For a cache miss, the cache allocates a new
entry and copies in data from main memory, then the request is
fulfilled from the contents of the cache.
• The performance of cache memory is frequently measured in terms of
a quantity called Hit ratio.
• Hit ratio= number of hit/ hit + miss = total hit /total reference accessed
Locality of reference
• Locality of reference: It is known as Principle of locality. Frequently
used data present in cache memory. Processor searches required data
in cache that is called locality of reference.(tendency of processor to
access the same set of memory location repetitively within relatively
small duration). It is of two types.
• Temporal locality : Recently reference items may required in near future.
• Spatial locality : Items in the near by address are may be referenced. It is
also known as data locality. Sequential locality is special type of Spatial
locality.
Types of caches
Primary caches: - Located in processor chip.
- access time is comparably less.
- normally known as label-1 cache(L1).
Secondary cache: - present between primary cache and Main memory.
- access time is more than primary cache.
- usually known as label-2 cache(L2).
Primary
cache
Secondary
cache
Memory organisation

More Related Content

What's hot

Project Presentation Final
Project Presentation FinalProject Presentation Final
Project Presentation Final
Dhritiman Halder
 

What's hot (20)

cache memory management
cache memory managementcache memory management
cache memory management
 
Cache memory principles
Cache memory principlesCache memory principles
Cache memory principles
 
Cache memoy designed by Mohd Tariq
Cache memoy designed by Mohd TariqCache memoy designed by Mohd Tariq
Cache memoy designed by Mohd Tariq
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache Memory
Cache MemoryCache Memory
Cache Memory
 
cache memory
cache memorycache memory
cache memory
 
Organisation of cache memory
Organisation  of cache memoryOrganisation  of cache memory
Organisation of cache memory
 
Cache Memory
Cache MemoryCache Memory
Cache Memory
 
Elements of cache design
Elements of cache designElements of cache design
Elements of cache design
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory by Foysal
Cache memory by FoysalCache memory by Foysal
Cache memory by Foysal
 
Cachememory
CachememoryCachememory
Cachememory
 
Cache memory and cache
Cache memory and cacheCache memory and cache
Cache memory and cache
 
cache memory
 cache memory cache memory
cache memory
 
What is Cache and how it works
What is Cache and how it worksWhat is Cache and how it works
What is Cache and how it works
 
Project Presentation Final
Project Presentation FinalProject Presentation Final
Project Presentation Final
 
Caches microP
Caches microPCaches microP
Caches microP
 
Cache memory
Cache memoryCache memory
Cache memory
 
04 cache memory.ppt 1
04 cache memory.ppt 104 cache memory.ppt 1
04 cache memory.ppt 1
 

Similar to Memory organisation

Computer Memory Hierarchy Computer Architecture
Computer Memory Hierarchy Computer ArchitectureComputer Memory Hierarchy Computer Architecture
Computer Memory Hierarchy Computer Architecture
Haris456
 
Ct213 memory subsystem
Ct213 memory subsystemCt213 memory subsystem
Ct213 memory subsystem
Sandeep Kamath
 
Memory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual AssociativeMemory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual Associative
RNShukla7
 
coa-Unit5-ppt1 (1).pptx
coa-Unit5-ppt1 (1).pptxcoa-Unit5-ppt1 (1).pptx
coa-Unit5-ppt1 (1).pptx
Ruhul Amin
 

Similar to Memory organisation (20)

Memory organisation
Memory organisationMemory organisation
Memory organisation
 
Cache Memory.pptx
Cache Memory.pptxCache Memory.pptx
Cache Memory.pptx
 
Introduction to memory management
Introduction to memory managementIntroduction to memory management
Introduction to memory management
 
Memory Hierarchy PPT of Computer Organization
Memory Hierarchy PPT of Computer OrganizationMemory Hierarchy PPT of Computer Organization
Memory Hierarchy PPT of Computer Organization
 
Auxiliary, Cache and Virtual memory.pptx
Auxiliary, Cache and Virtual memory.pptxAuxiliary, Cache and Virtual memory.pptx
Auxiliary, Cache and Virtual memory.pptx
 
COA (Unit_4.pptx)
COA (Unit_4.pptx)COA (Unit_4.pptx)
COA (Unit_4.pptx)
 
Computer Memory Hierarchy Computer Architecture
Computer Memory Hierarchy Computer ArchitectureComputer Memory Hierarchy Computer Architecture
Computer Memory Hierarchy Computer Architecture
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Cache Memory.pptx
Cache Memory.pptxCache Memory.pptx
Cache Memory.pptx
 
cache memory introduction, level, function
cache memory introduction, level, functioncache memory introduction, level, function
cache memory introduction, level, function
 
Computer System Architecture Lecture Note 8.1 primary Memory
Computer System Architecture Lecture Note 8.1 primary MemoryComputer System Architecture Lecture Note 8.1 primary Memory
Computer System Architecture Lecture Note 8.1 primary Memory
 
Ct213 memory subsystem
Ct213 memory subsystemCt213 memory subsystem
Ct213 memory subsystem
 
8 memory management strategies
8 memory management strategies8 memory management strategies
8 memory management strategies
 
3 computer memory
3   computer memory3   computer memory
3 computer memory
 
Memory (Computer Organization)
Memory (Computer Organization)Memory (Computer Organization)
Memory (Computer Organization)
 
Computer Organisation and Architecture (COA)
Computer Organisation and Architecture (COA)Computer Organisation and Architecture (COA)
Computer Organisation and Architecture (COA)
 
Memory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual AssociativeMemory_Unit Cache Main Virtual Associative
Memory_Unit Cache Main Virtual Associative
 
coa-Unit5-ppt1 (1).pptx
coa-Unit5-ppt1 (1).pptxcoa-Unit5-ppt1 (1).pptx
coa-Unit5-ppt1 (1).pptx
 
Driver development – memory management
Driver development – memory managementDriver development – memory management
Driver development – memory management
 
Lec10 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- Memory part2
Lec10 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- Memory part2Lec10 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- Memory part2
Lec10 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- Memory part2
 

Recently uploaded

Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 

Recently uploaded (20)

Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptxA CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
 
Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKARHAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...
💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...
💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...
 

Memory organisation

  • 1. Memory organisation Prepared by :- Snehalata Agasti CSE department
  • 2. Memory basics • Memory : - Physical storage device in computer system. • Single memory can be used to store the data. • But we are using multiple memory, to increase the performance. • So memory hierarchy is used. • Goal of memory hierarchy:- To maximise the access speed To minimise the cost per bit. • Different types of memory :- Internal memory - Registers, cache memory Main memory - RAM, ROM Secondary memory - HDD Tertiary memory - Tape drive
  • 3. Memory hierarchy Increases the capacity/size Increases the Cost per bit Access speed decreases
  • 5. Static RAM vs Dynamic RAM 1. Made up of Flip-Flop 2. No periodic refreshment required 3. Faster 4. More costly 5. Used as cache memory 1.Made up of capacitor 2. Periodic refreshment required 3. Comparatively slower 4. Less expensive 5. Used as main memory
  • 6. Memory representation ✓ Memory is used to store the data. ✓ Memory is divided into number of cells. ✓ It looks like a two dimensional array. ✓ Each cross section of row and column is known as cell. ✓ Capacity of each cell is 1 bit. ✓ Each row in memory is called Word. ✓ Size of word may be 8bit/16bit/ 32bit/64 bit. ✓ If n-number of bits is used for address lines then total memory address possible is 2n . ✓ Range of address is 0 to 2n-1 . Cell
  • 7. Memory organisation • 128 x 8 decoder is given. Find number of bits required? 128 x 8 Decoder CS 8bits data line WR RD Address Line 7-bits ✓ 128 x 8 means total address is 128 and 8 data lines present. ✓ To represent 128 address space 7bit address line is required. ✓ CS means chip Select , 1 bit is required to enable the chip. number of address line(n)= log2 total address log2 128 = log227=7*1=7 ✓ WR stands for write, needs 1bit. ✓ For read(RD) 1-bit is required. ✓ So total bits required= 7+8+1+1+1 = 18bits
  • 9. Characteristics of cache memory • Cache memory is fastest memory. • Present in between main memory processor. • Smaller in size. • Expensive. • Used for frequently accessed data. • Reduce the average access time.
  • 10. Cache hit/miss • If the processor finds that the memory location is in the cache, a cache hit has occurred and data is read from cache • If the processor does not find the memory location in the cache, a cache miss has occurred. For a cache miss, the cache allocates a new entry and copies in data from main memory, then the request is fulfilled from the contents of the cache. • The performance of cache memory is frequently measured in terms of a quantity called Hit ratio. • Hit ratio= number of hit/ hit + miss = total hit /total reference accessed
  • 11. Locality of reference • Locality of reference: It is known as Principle of locality. Frequently used data present in cache memory. Processor searches required data in cache that is called locality of reference.(tendency of processor to access the same set of memory location repetitively within relatively small duration). It is of two types. • Temporal locality : Recently reference items may required in near future. • Spatial locality : Items in the near by address are may be referenced. It is also known as data locality. Sequential locality is special type of Spatial locality.
  • 12. Types of caches Primary caches: - Located in processor chip. - access time is comparably less. - normally known as label-1 cache(L1). Secondary cache: - present between primary cache and Main memory. - access time is more than primary cache. - usually known as label-2 cache(L2). Primary cache Secondary cache