SlideShare a Scribd company logo
1 of 20
Introduction
What is VLSI?
VLSI (very large-scale integration) is the current level of
computer microchip miniaturization and refers to microchips
containing in the hundreds of thousands of transistor s. LSI
(large-scale integration) meant microchips containing
thousands of transistors.
What is the Use of VLSI?
VLSI APPLICATION. VLSI stands for Very Large Scale
Integration. It's used in creating so many chips and circuits
on a single mini chip of silicon.
Introduction
Requirements study
specification
implementation
validation
What do I have to design?
How do I do it?
Have I implemented
What I intended to?
About any design..
market
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
VLSI Design cycle:
VLSI design cycle start with a formal
specification of a VLSI chip, follows
a series of steps, and eventually
produces a packaged chip.
Simplified VLSI Design Flows
System Specification
Functional
(Architecture) Design
Functional Verification
Logic Design
Logic Verification
Circuit Design
Circuit Verification
Physical Design
Physical Verification
Front End Back End
Synthesis Phase Layout Phase
Circuit
Representation
Layout
Representation
Behavioral
Representation
Logic(Gate-Level)
Representation
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Four Levels of Design Representation
Behavioral
Representation
Logic (Gate-Level)
Representation
Circuit
(Transistor-Level)
Representation
Layout
Representation
Functional Blocks, FSM
Logic Blocks, Gates
Transistor Schematics
Physical Devices
VLSI Design flow
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Design Methodology
There are two basic types of digital design
methodologies
Top-Down design methodology
Bottom-Up design methodology
Top-Down Design Methodology
 Define top-level block and identify the sub-
blocks
 divide sub-block until we come to leaf cells
Design Methodology
Bottom-Up Design Methodology
identify building block that are available for us
build a bigger cells using these block
continue build a cell until we build top level
the
A combination of Top-Down and Bottom-Up
design are used in today’s digital design
top-level
Top-Down Design Methodology
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Top Level Block
Sub Block 1 Sub Block 1
Sub Block 1
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Bottom-Up Design Methodology
Top Level Block
Macro Cell 1 Macro Cell 3
Macro Cell 2
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Simplified view of VLSI design Flow
Top Down
(algorithm
Bottom Up
(physical)
Y-Chart
System Specification
 First step of design process is to lay down
the specification of the system.
 High level representation of the system.
 Factors considered:
 Performance,Functionality,Physical
dimension,Design technique,Fabrication
technology
 It is a compromise between market
requirements, technological and economical
viability.
System Specification
The end results are specifications of
 Size,Speed,Power and Functionality
of the VLSI system
 Basic architecture
Functional Design
 Main functional units, Interconnect requirements
of the system are identified
 The area, power and other parameters of each unit
are estimated
 The key idea is to specify behavior, in terms of
Input,Output,Timing of each unit
 The outcome of functional design is usually a
timing diagram
 This information leads to improvement of the
overall design process and reduction of
complexity of the subsequent phases
Logic Design
Design the logic, that is,
Boolean expressions,word width, register allocation,
etc.
The outcome is called an RTL (Register Transfer
Level) description. RTL is expressed in a HDL
(Hardware Description Language), such as VHDL
and Verilog.
Circuit Design
 The purpose of the circuit design is to develop a
circuit representation based on the logic design.
 The Boolean expression can be converted into a
circuit representation by taking into consideration
the speed and power requirements of the original
design.
 Design the circuit including gates, transistors,
interconnections, etc. The outcome is called a
netlist.
 Circuit simulation is used to verify the correctness
and timing of component
Overall design process
Electronics.ppt

More Related Content

Similar to Electronics.ppt

unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdfAcademicICECE
 
Digital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) DesignDigital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) DesignMahesh Dananjaya
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptindrajeetPatel22
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notesDr.YNM
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdfGirjeshVerma2
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH veena babu
 
Software Engineering - chp5- software architecture
Software Engineering - chp5- software architectureSoftware Engineering - chp5- software architecture
Software Engineering - chp5- software architectureLilia Sfaxi
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptRichikDey5
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi ssuser593a2d
 
A BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITS
A BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITSA BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITS
A BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITSVLSICS Design
 

Similar to Electronics.ppt (20)

High bit rate_mul
High bit rate_mulHigh bit rate_mul
High bit rate_mul
 
VLSI design flow.pptx
VLSI design flow.pptxVLSI design flow.pptx
VLSI design flow.pptx
 
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdf
 
Digital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) DesignDigital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) Design
 
Report
ReportReport
Report
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.ppt
 
Hierarchical design and design abstraction
Hierarchical design and design abstractionHierarchical design and design abstraction
Hierarchical design and design abstraction
 
Wi Fi documantation
Wi Fi documantationWi Fi documantation
Wi Fi documantation
 
VLSI- Unit I
VLSI- Unit IVLSI- Unit I
VLSI- Unit I
 
RCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPcRCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPc
 
UNIT 1.docx
UNIT 1.docxUNIT 1.docx
UNIT 1.docx
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
 
Software Engineering - chp5- software architecture
Software Engineering - chp5- software architectureSoftware Engineering - chp5- software architecture
Software Engineering - chp5- software architecture
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.ppt
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
 
A BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITS
A BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITSA BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITS
A BIST GENERATOR CAD TOOL FOR NUMERIC INTEGRATED CIRCUITS
 

More from Sahithikairamkonda

2.Clocking Strategies.pdf important to read
2.Clocking Strategies.pdf important to read2.Clocking Strategies.pdf important to read
2.Clocking Strategies.pdf important to readSahithikairamkonda
 
dsp unit4-vrc 2222222.pptx important to read
dsp unit4-vrc 2222222.pptx important to readdsp unit4-vrc 2222222.pptx important to read
dsp unit4-vrc 2222222.pptx important to readSahithikairamkonda
 
ICA Unit-1 ppt P (2).pptx important to read
ICA Unit-1 ppt P (2).pptx important to readICA Unit-1 ppt P (2).pptx important to read
ICA Unit-1 ppt P (2).pptx important to readSahithikairamkonda
 
3. CMOS Fabrication.ppt important to read
3. CMOS Fabrication.ppt important to read3. CMOS Fabrication.ppt important to read
3. CMOS Fabrication.ppt important to readSahithikairamkonda
 
DOC-20230719-WA0002wivi[1].doc important questions
DOC-20230719-WA0002wivi[1].doc important questionsDOC-20230719-WA0002wivi[1].doc important questions
DOC-20230719-WA0002wivi[1].doc important questionsSahithikairamkonda
 
DSP unit1,2,3 VSQs-vrc.pdf important question
DSP unit1,2,3 VSQs-vrc.pdf important questionDSP unit1,2,3 VSQs-vrc.pdf important question
DSP unit1,2,3 VSQs-vrc.pdf important questionSahithikairamkonda
 
DSP unit4,5,6 VSQs-vrc.pdf important questions
DSP unit4,5,6 VSQs-vrc.pdf important questionsDSP unit4,5,6 VSQs-vrc.pdf important questions
DSP unit4,5,6 VSQs-vrc.pdf important questionsSahithikairamkonda
 

More from Sahithikairamkonda (12)

2.Clocking Strategies.pdf important to read
2.Clocking Strategies.pdf important to read2.Clocking Strategies.pdf important to read
2.Clocking Strategies.pdf important to read
 
dsp unit4-vrc 2222222.pptx important to read
dsp unit4-vrc 2222222.pptx important to readdsp unit4-vrc 2222222.pptx important to read
dsp unit4-vrc 2222222.pptx important to read
 
ICA Unit-1 ppt P (2).pptx important to read
ICA Unit-1 ppt P (2).pptx important to readICA Unit-1 ppt P (2).pptx important to read
ICA Unit-1 ppt P (2).pptx important to read
 
3. CMOS Fabrication.ppt important to read
3. CMOS Fabrication.ppt important to read3. CMOS Fabrication.ppt important to read
3. CMOS Fabrication.ppt important to read
 
DOC-20230719-WA0002wivi[1].doc important questions
DOC-20230719-WA0002wivi[1].doc important questionsDOC-20230719-WA0002wivi[1].doc important questions
DOC-20230719-WA0002wivi[1].doc important questions
 
DSP unit1,2,3 VSQs-vrc.pdf important question
DSP unit1,2,3 VSQs-vrc.pdf important questionDSP unit1,2,3 VSQs-vrc.pdf important question
DSP unit1,2,3 VSQs-vrc.pdf important question
 
DSP unit4,5,6 VSQs-vrc.pdf important questions
DSP unit4,5,6 VSQs-vrc.pdf important questionsDSP unit4,5,6 VSQs-vrc.pdf important questions
DSP unit4,5,6 VSQs-vrc.pdf important questions
 
unit-4 (STLD) Lecture2.pptx
unit-4 (STLD) Lecture2.pptxunit-4 (STLD) Lecture2.pptx
unit-4 (STLD) Lecture2.pptx
 
Stress Management2.ppt
Stress Management2.pptStress Management2.ppt
Stress Management2.ppt
 
Mars rover.pptx
Mars rover.pptxMars rover.pptx
Mars rover.pptx
 
SAHITHI - VANET ppt.pptx
SAHITHI - VANET ppt.pptxSAHITHI - VANET ppt.pptx
SAHITHI - VANET ppt.pptx
 
SAHITHI - VANET ppt.pptx
SAHITHI - VANET ppt.pptxSAHITHI - VANET ppt.pptx
SAHITHI - VANET ppt.pptx
 

Recently uploaded

Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupFlorian Wilhelm
 
How to convert PDF to text with Nanonets
How to convert PDF to text with NanonetsHow to convert PDF to text with Nanonets
How to convert PDF to text with Nanonetsnaman860154
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Mattias Andersson
 
Unlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsUnlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsPrecisely
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitecturePixlogix Infotech
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
 
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr LapshynFwdays
 
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | DelhiFULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhisoniya singh
 
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024BookNet Canada
 
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking MenDelhi Call girls
 
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsAI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsMemoori
 
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024BookNet Canada
 
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxMaking_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxnull - The Open Security Community
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptxLBM Solutions
 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxMalak Abu Hammad
 

Recently uploaded (20)

Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project Setup
 
How to convert PDF to text with Nanonets
How to convert PDF to text with NanonetsHow to convert PDF to text with Nanonets
How to convert PDF to text with Nanonets
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?
 
Unlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsUnlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power Systems
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC Architecture
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
 
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
 
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | DelhiFULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
FULL ENJOY 🔝 8264348440 🔝 Call Girls in Diplomatic Enclave | Delhi
 
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
 
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men
 
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsAI as an Interface for Commercial Buildings
AI as an Interface for Commercial Buildings
 
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
 
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxMaking_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptx
 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping Elbows
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptx
 

Electronics.ppt

  • 1.
  • 2. Introduction What is VLSI? VLSI (very large-scale integration) is the current level of computer microchip miniaturization and refers to microchips containing in the hundreds of thousands of transistor s. LSI (large-scale integration) meant microchips containing thousands of transistors. What is the Use of VLSI? VLSI APPLICATION. VLSI stands for Very Large Scale Integration. It's used in creating so many chips and circuits on a single mini chip of silicon.
  • 3. Introduction Requirements study specification implementation validation What do I have to design? How do I do it? Have I implemented What I intended to? About any design.. market
  • 4. VLSI SYSTEM DESIGN FLOW V. ANURADHA VLSI Design cycle: VLSI design cycle start with a formal specification of a VLSI chip, follows a series of steps, and eventually produces a packaged chip.
  • 5. Simplified VLSI Design Flows System Specification Functional (Architecture) Design Functional Verification Logic Design Logic Verification Circuit Design Circuit Verification Physical Design Physical Verification Front End Back End Synthesis Phase Layout Phase Circuit Representation Layout Representation Behavioral Representation Logic(Gate-Level) Representation
  • 6. VLSI SYSTEM DESIGN FLOW V. ANURADHA Four Levels of Design Representation Behavioral Representation Logic (Gate-Level) Representation Circuit (Transistor-Level) Representation Layout Representation Functional Blocks, FSM Logic Blocks, Gates Transistor Schematics Physical Devices
  • 7. VLSI Design flow VLSI SYSTEM DESIGN FLOW V. ANURADHA
  • 8. Design Methodology There are two basic types of digital design methodologies Top-Down design methodology Bottom-Up design methodology Top-Down Design Methodology  Define top-level block and identify the sub- blocks  divide sub-block until we come to leaf cells
  • 9. Design Methodology Bottom-Up Design Methodology identify building block that are available for us build a bigger cells using these block continue build a cell until we build top level the A combination of Top-Down and Bottom-Up design are used in today’s digital design top-level
  • 10. Top-Down Design Methodology VLSI SYSTEM DESIGN FLOW V. ANURADHA Top Level Block Sub Block 1 Sub Block 1 Sub Block 1 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 11. Bottom-Up Design Methodology Top Level Block Macro Cell 1 Macro Cell 3 Macro Cell 2 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 12. Simplified view of VLSI design Flow Top Down (algorithm Bottom Up (physical)
  • 14. System Specification  First step of design process is to lay down the specification of the system.  High level representation of the system.  Factors considered:  Performance,Functionality,Physical dimension,Design technique,Fabrication technology  It is a compromise between market requirements, technological and economical viability.
  • 15. System Specification The end results are specifications of  Size,Speed,Power and Functionality of the VLSI system  Basic architecture
  • 16. Functional Design  Main functional units, Interconnect requirements of the system are identified  The area, power and other parameters of each unit are estimated  The key idea is to specify behavior, in terms of Input,Output,Timing of each unit  The outcome of functional design is usually a timing diagram  This information leads to improvement of the overall design process and reduction of complexity of the subsequent phases
  • 17. Logic Design Design the logic, that is, Boolean expressions,word width, register allocation, etc. The outcome is called an RTL (Register Transfer Level) description. RTL is expressed in a HDL (Hardware Description Language), such as VHDL and Verilog.
  • 18. Circuit Design  The purpose of the circuit design is to develop a circuit representation based on the logic design.  The Boolean expression can be converted into a circuit representation by taking into consideration the speed and power requirements of the original design.  Design the circuit including gates, transistors, interconnections, etc. The outcome is called a netlist.  Circuit simulation is used to verify the correctness and timing of component