SlideShare a Scribd company logo
1 of 36
Download to read offline
Non-Binary LDPC codes
Cédric Marchand
Emmanuel Boutillon
name.surname@unv-ubs.fr
CNRS, UMR 6285, Lab-STICC
Centre de Recherche - BP 92116
F-56321 Lorient Cedex - FRANCE
Séminaire CentraleSupélec 3 mars 2016
Introduction
 Lab-STICC IAS team (interaction Algorithm architecture)
 Lab-STICC works on NB-LDPC since 2007 in the framework of FP7
DaVinci project.
 Oussama Abassi defended is PhD in 2014 on NB-LDPC architecture
optimization.
 Since 2015 Lab-STICC a research engineer work on NB-LDPC
implementation.
 Hassan Harb just started a PhD on the NB-LDPC and the associated
architecture.
 Ahmed Abdmouleh PhD ending in 2016 studies the NB constellation
optimization, matrix construction, spectral efficiency.
 Web page: http://www-labsticc.univ-ubs.fr/nb_ldpc/
OUTLINE
1) Introduction
LDPC
NB-LDPC
Galois Field
2) Decoding NB-LDPC
3) What are the pro and cons of NB-LDPC ?
4
Digital Communication model
Source Source Coder
Channel
Coder
Output Source
decoder
Channel
decoder
Channel
Mapping
De-Mapping
5
A brief history Of Low Density Parity Check
 Discovery of LDPC Codes R.Gallager,1962.
 Turbo-Code C.Berrou,
A.Glavieux,P.Thitimasjshima,1993.
 Rediscovery of the LDPC Codes D.MacKay,1996.
 LDPC codes are included many Standards
◊ DBV-S2 (2003), DVB-T2(2009), DVB-C2, DVB-S2X
◊ WiFi(2009), WiMax(2005),WPAN
◊ 10GBase-T
◊ …
 Davey and MacKay prove that Non Binary LDPC have better performance
than binary LDPC in 1998
 NB-LDPC is not included in any standard
Parity check equation
11101
00011
10001
00000




04321  xxxx 





 
N
i
ixP
1
2mod
C1
x1 x2 x3 x4
Tanner Graph representation:
Variable
Node
Parity Check Node
Examples:
Given a word x[x1 x2 x3 x4]
Edge
7
Parity Check matrix
3211 xxxc 







1010
0111
H
X1 X2 X3 X4
422 xxc 
The parity check matrix is the set of parity equations:
C1 C2
X1 X2 X3
X4
Variable Node
Parity Check Node
Tanner Graph representation:
Decoding
 Belief propagation algorithm:
◊ Based on graphical representation of the codes (Tanner graph)
◊ Iterative decoding
9
Log Likelihood Ratio (LLR)









)/1(
)/0(
ln
0
0
0
yxP
yxP
LLR
r
r
x
1)0(
0)0(
0
0
0
0


XLLRif
XLLRif
x
x
Sign( LLR ) = Hard decision
|LLR| = Confidence factor
10
Belief Propagation algorithm by message
passing
Channel Input x
LLR ( x )initialization
Iterative process
– Check Node Update
– Variable Node Update
Hard Decision making
11
Check node update
Mvc
Mcv
Min-Sum algorithm
Normalized
Min-Sum algorithm
Sub-optimal algorithm
+7 +4
+ 4 +4 x (0.75)=3
12
Variable node update
1
0

 i
cvvc MSOM
Mcv
X0
SO: Soft Output
Mvc
X0
+2 +1
+3
+7
SO=7+2+1+3
SO=13
Mcv=13-3=10
What is a NB-LDPC?
It is an LDPC… except that parity check equations are
done on a Galois Field GF(q=2m) of cardinality q>2.
What is a Galois field?
A Galois Field has a Galois Field structure, i.e.:
addition: (GF(q=2m),+)
multiplication: (GF(q=2m), x)
…and all associated nice properties
By convention GF(q=2m) is represented by {0, a0, a1, ... aq-2}
GF(q=2m) have a binary representation
Operation in GF(8)
GF(8) bin
0 000
α0 100
α1 010
α2 001
α3 110
α4 011
α5 111
α6 101
Addition:
x = (x1x2x3) and y = (y1y2y3)  GF(8)
x + y = (x1 x2 x3) XOR (y1 y2 y3)
Example:
α2+ α5= (001) XOR (111) = (110) =α3
Multiplication:
0  αi =0
αi  αj = α(i+j)mod(q-1)
Example:
α3  α5 = α(3+5)mod7 = α1
Binary representation:
OUTLINE
1) Introduction
LDPC
NB-LDPC
Galois Field
2) Decoding NB-LDPC
3) What is the pro and cons of NB-LDPC?
Representation of intrinsic
information
NB-LDPC
Encoder
Message of
N ×m bits
Modulation
Channel
Binary:
(P(b=0), P(b=1))
 LLR = ln(P(b=1)/P(b=0)) = ln(P(b=1))-ln(P(b=0))
NB-Binary:
Ps = (P(s=0), P(s=a0), P(s=a1), …, P(s=aq-2))
In log domain:
LLRs = -ln(Ps) + Cst with Cst = ln( arg max(Ps)).
Demodulation
NB-LDPC
decoder
Message of
K ×m bits LLR(s)
Message of
K × m bits
Representation of intrinsic
information
Example on GF(8):
GF 0 α0 α1 α2 α3 α4 α5 α6
Ps 0.1 0.85 10-3 10-7 10-10 0.05 10-10 10-10
-ln(Ps) 2.3 0.2 6.9 16.1 23.0 3.0 23.0 23.0
LLRs 2.1 0 6.7 15.9 22.8 2.8 22.8 22.8
NB-Binary:
Ps = (P(s=0), P(s=a0), P(s=a1), …, P(s=aq-2))
In log domain:
LLRs = -ln(Ps) + Cst with Cst = ln( arg max(Ps)).
LLR computation for BPSK
LLR(bj)j=1..m
)())())((()(
1
0
jj
i
q
j
i
bLLRbHDjsLLR  


aa
Example:
LLR(b1)=2 ; LLR(b0) = -4 => Hard Decision : (1,0) => a1
LLR(s=0) = 2 0 = (0,0)
LLR(s=a0) = 2 + 4 = 6 a0 = (0,1)
LLR(s=a1) = 0 a1 = (1,0)
LLR(s=a2) = 4 a2 = (1,1)
NB-LDPC
Encoder
Message of
N ×m bits
BPSK
Channel
Demodulation
NB-LDPC
decoder
Message of
K ×m bits
Message of
K × m bits
LLR computation for 2m-QAM
using Coded Modulation
y (received point)aj
ak
LLR(s=aj) = 0
LLR(s=ak) = (d(y,ak)2 – d(y,aj)2)×2/s2
aj = closest QAM point of y
al
d(al,y)
NB-LDPC
Encoder
Message of
N ×m bits
2m-QAM
Channel
Demodulation
NB-LDPC
decoder
Message of
K ×m bits LLR(s)
Message of
K × m bits
LLR computation for 2m-QAM using
Bit-Interleaved Coded Modulation
y (received point)
d(al,y)
P
P1
)())())((()(
1
0
jj
i
q
j
i
bLLRbHDjsLLR  


aa
1000. 1010.
1001. 1011.
0010. 0000.
0011. 0001.
1101. 1111. 0111. 0101.
1100. 1110. 0110. 0100.















1
1
0
0
)(
)(
log)(
1
0
j
j
GFx
GFx
j
xp
xp
bLLR
NB-LDPC
Encoder
2m-QAM
Channel
Demodulation
Binary LDPC
decoder
Message of
K ×m bits LLR(s)
Message of
K × m bits
Bit marginalization lead to loss of information
Variable node processing
Variable
node
Intrinsic
Mc→v
Mv→c = Adition term by term addition of I and Mc→v
Then normalization.
GF LLR
0 3
α0 17
α1 0
α2 9
GF LLR
0 8
α0 15
α1 7
α2 8
GF LLR
0 11
α0 32
α1 7
α2 17
Intrinsic Mc→v
Mv→c
+ =
Example in GF(4):
GF LLR
0 4
α0 25
α1 0
α2 10
Mv→c
-
Edge processing
Variable
node
The effect of edge multiplication is just a permutation of the LLR
Mv→m = (0, 13, 7, 14) x
1
a
(0, 7, 14, 13)= Mm→c

a1(0, a0, a1, a2)
= (0, a1, a2, a0)
Check node processing
GF(64) Symbols
Parity checkParity check
Bits? c1 c2
i2
i1e0
? c1 c2
i2
i1e0
Binary Non Binary GF(64)
4 input configurations to
evaluate
64x64=4048 input configurations to
evaluate
dc=4  643 input configurations to evaluate
dc=126412 input configuration to evaluate
Check node processing
Forward Backward (FWBW) processing is the state-
of-the-art check node algorithm.
With a divide and conquer approach using
Elementary Check Nodes (ECN) the most reliable
messages for each outgoing edge are computed.
Each ECN considers two GF(q) vectors. The
intermediate results are combined in a smart way to
generate the output vectors.
The FWBW scheme allows for small hardware
implementations but suffers from low throughput
and high latency.
Extended Min-Sum algorithm
ECN Processing:
The higher LLR values of U and V are rarely, if never, used in the output.
Idea: keep only the most nm smallest LLR sorted in ascending order to simplify
the ECN computation.
Examples: LLRU = (3; 0; 12; 6) => ((0, a0), (3, 0))
LLRV = (18; 7; 9; 0) => ((0, a2), (7, a0))
)()()(
/)(, 2
j
V
i
U
qGF
k
E LLRLLRMINLLR kjiji
aaa
aaaaa


UV 18;0 7; α0 9; α1 0; α2
3;0 21;0 10;a0 12;a1 3;a2
0; α0 18;a0 7;0 9;a2 0;a1
12;α1 30;a1 19;a2 21;0 12;a0
6; α2 24,a2 13;a1 15;a0 6;0
UV 0, a2 7, a0
0, a0 0; a1 7;0
3, 0 3;a2 10;a0
Extract the nm smallest values
among the nm
2 values
Complexity: 2q2 => 4 ×nm additions (L-Bubble algorithm)
Syndrome based decoder
Syndrome based CN processing:
1. Calculate most probable syndromes
(Syndrome = sum of one element (GF and LDR) per edge)
2. Decorrelate syndromes for each edge
3. Generate outputs
+ No separate handling of the edges
+ Possible parallel computation of all messages
+ Allows for low latency processing
[1] P. Schläfer, N. Wehn, M. Alles, T. Lehnigk-Emden and E. Boutillon, "Syndrome
based check node processing of high order NB-LDPC decoders," Telecommunications
(ICT), 2015 22nd International Conference on, Sydney, NSW, 2015, pp. 156-162.
OUTLINE
1) Introduction
LDPC
NB-LDPC
Galois Field
2) Decoding NB-LDPC
3) What are the pro and cons of NB-LDPC ?
Cons
- Changing from LDPC to NB-LDPC is a revolution (no more
compatibility).
-Complexity
Pros…
- Under BP decoding, NB-LDPC has significant better
performance than LDPC for low code size and low code rate.
-Low error floor
-No need of bit marginalization during the demodulation
(high spectral efficiency).
- Higher mutual information of Coded Modulation VS BICM
(in SISO, SIMO, MIMO, … channel).
Good performance for short length
More simulation results at http://www-labsticc.univ-ubs.fr/nb_ldpc/
Higher capacity than BICM
Higher capacity than BICM for MIMO
channel
Taken from: D. Declercq, IEEE SSC SCV Tutorial, Santa Clara, October 21st, 2010
Conclusion
NB-LDPC is not yet a mature technology : great potential improvement.
- Under BP decoding, NB-LDPC has significant better performance than
LDPC for low code size and low code rate.
-No need of bit marginalization during the demodulation (high spectral
efficiency).
- Higher mutual information of Coded Modulation VS BICM (in SISO,
SIMO, MIMO, … channel).
Conclusion
 Thank you for your attention
 Questions are welcome
35
Non-Binary LDPC Codes: An Introduction to Galois Fields, Decoding, and Performance Gains

More Related Content

What's hot

助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」
助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」
助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」Shinya Takamaeda-Y
 
The Cryptol Epilogue: Swift and Bulletproof VHDL
The Cryptol Epilogue: Swift and Bulletproof VHDLThe Cryptol Epilogue: Swift and Bulletproof VHDL
The Cryptol Epilogue: Swift and Bulletproof VHDLUlisses Costa
 
Multi core k means
Multi core k meansMulti core k means
Multi core k meansb0rAAs
 
A CGRA-based Approach for Accelerating Convolutional Neural Networks
A CGRA-based Approachfor Accelerating Convolutional Neural NetworksA CGRA-based Approachfor Accelerating Convolutional Neural Networks
A CGRA-based Approach for Accelerating Convolutional Neural NetworksShinya Takamaeda-Y
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisSajib Mitra
 
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire
 An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire
An Open Discussion of RISC-V BitManip, trends, and comparisons _ ClaireRISC-V International
 
A109210503 digitallogicdesign1
A109210503 digitallogicdesign1A109210503 digitallogicdesign1
A109210503 digitallogicdesign1jntuworld
 
Fpga 11-sequence-detector-fir-iir-filter
Fpga 11-sequence-detector-fir-iir-filterFpga 11-sequence-detector-fir-iir-filter
Fpga 11-sequence-detector-fir-iir-filterMalik Tauqir Hasan
 
00 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp1300 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp13John Todora
 
Rachid Guerraoui – Adversary Oriented Computing
Rachid Guerraoui – Adversary Oriented ComputingRachid Guerraoui – Adversary Oriented Computing
Rachid Guerraoui – Adversary Oriented ComputingYandex
 
VLSI Implementation of CORDIC Based Robot Navigation Processor
VLSI Implementation of CORDIC Based Robot Navigation ProcessorVLSI Implementation of CORDIC Based Robot Navigation Processor
VLSI Implementation of CORDIC Based Robot Navigation ProcessorIRJET Journal
 
Solution manual 8051 microcontroller by mazidi
Solution manual 8051 microcontroller by mazidiSolution manual 8051 microcontroller by mazidi
Solution manual 8051 microcontroller by mazidiMuhammad Abdullah
 
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...Shinya Takamaeda-Y
 
FPGA Implementation of Mixed Radix CORDIC FFT
FPGA Implementation of Mixed Radix CORDIC FFTFPGA Implementation of Mixed Radix CORDIC FFT
FPGA Implementation of Mixed Radix CORDIC FFTIJSRD
 
11 Synchoricity as the basis for going Beyond Moore
11 Synchoricity as the basis for going Beyond Moore11 Synchoricity as the basis for going Beyond Moore
11 Synchoricity as the basis for going Beyond MooreRCCSRENKEI
 

What's hot (18)

助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」
助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」
助教が吼える! 各界の若手研究者大集合「ハードウェアはやわらかい」
 
The Cryptol Epilogue: Swift and Bulletproof VHDL
The Cryptol Epilogue: Swift and Bulletproof VHDLThe Cryptol Epilogue: Swift and Bulletproof VHDL
The Cryptol Epilogue: Swift and Bulletproof VHDL
 
Multi core k means
Multi core k meansMulti core k means
Multi core k means
 
A CGRA-based Approach for Accelerating Convolutional Neural Networks
A CGRA-based Approachfor Accelerating Convolutional Neural NetworksA CGRA-based Approachfor Accelerating Convolutional Neural Networks
A CGRA-based Approach for Accelerating Convolutional Neural Networks
 
Andes open cl for RISC-V
Andes open cl for RISC-VAndes open cl for RISC-V
Andes open cl for RISC-V
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
 
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire
 An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Claire
 
A109210503 digitallogicdesign1
A109210503 digitallogicdesign1A109210503 digitallogicdesign1
A109210503 digitallogicdesign1
 
Fpga 11-sequence-detector-fir-iir-filter
Fpga 11-sequence-detector-fir-iir-filterFpga 11-sequence-detector-fir-iir-filter
Fpga 11-sequence-detector-fir-iir-filter
 
00 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp1300 chapter07 and_08_conversion_subroutines_force_sp13
00 chapter07 and_08_conversion_subroutines_force_sp13
 
Rachid Guerraoui – Adversary Oriented Computing
Rachid Guerraoui – Adversary Oriented ComputingRachid Guerraoui – Adversary Oriented Computing
Rachid Guerraoui – Adversary Oriented Computing
 
4241
42414241
4241
 
VLSI Implementation of CORDIC Based Robot Navigation Processor
VLSI Implementation of CORDIC Based Robot Navigation ProcessorVLSI Implementation of CORDIC Based Robot Navigation Processor
VLSI Implementation of CORDIC Based Robot Navigation Processor
 
Vlsi titles
Vlsi titlesVlsi titles
Vlsi titles
 
Solution manual 8051 microcontroller by mazidi
Solution manual 8051 microcontroller by mazidiSolution manual 8051 microcontroller by mazidi
Solution manual 8051 microcontroller by mazidi
 
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
 
FPGA Implementation of Mixed Radix CORDIC FFT
FPGA Implementation of Mixed Radix CORDIC FFTFPGA Implementation of Mixed Radix CORDIC FFT
FPGA Implementation of Mixed Radix CORDIC FFT
 
11 Synchoricity as the basis for going Beyond Moore
11 Synchoricity as the basis for going Beyond Moore11 Synchoricity as the basis for going Beyond Moore
11 Synchoricity as the basis for going Beyond Moore
 

Viewers also liked

Low power ldpc decoder implementation using layer decoding
Low power ldpc decoder implementation using layer decodingLow power ldpc decoder implementation using layer decoding
Low power ldpc decoder implementation using layer decodingajithc0003
 
The slide of my research
The slide of my researchThe slide of my research
The slide of my researchMinamiShotaro
 
LDPC - Low Density Parity Check Matrix
LDPC - Low Density Parity Check MatrixLDPC - Low Density Parity Check Matrix
LDPC - Low Density Parity Check MatrixKavi
 

Viewers also liked (7)

Low power ldpc decoder implementation using layer decoding
Low power ldpc decoder implementation using layer decodingLow power ldpc decoder implementation using layer decoding
Low power ldpc decoder implementation using layer decoding
 
Offerbox
OfferboxOfferbox
Offerbox
 
The slide of my research
The slide of my researchThe slide of my research
The slide of my research
 
LDPC - Low Density Parity Check Matrix
LDPC - Low Density Parity Check MatrixLDPC - Low Density Parity Check Matrix
LDPC - Low Density Parity Check Matrix
 
LDPC Encoding
LDPC EncodingLDPC Encoding
LDPC Encoding
 
LDPC
LDPCLDPC
LDPC
 
LDPC Codes
LDPC CodesLDPC Codes
LDPC Codes
 

Similar to Non-Binary LDPC Codes: An Introduction to Galois Fields, Decoding, and Performance Gains

Design and implementation of log domain decoder
Design and implementation of log domain decoder Design and implementation of log domain decoder
Design and implementation of log domain decoder IJECEIAES
 
ADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.pptADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.pptBEVARAVASUDEVAAP1813
 
Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Kshitij Singh
 
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...IOSR Journals
 
Ebc7fc8ba9801f03982acec158fa751744ca copie
Ebc7fc8ba9801f03982acec158fa751744ca   copieEbc7fc8ba9801f03982acec158fa751744ca   copie
Ebc7fc8ba9801f03982acec158fa751744ca copieSourour Kanzari
 
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)Enrique Monzo Solves
 
GF(q) LDPC encoder and decoder FPGA implementation using group shuffled beli...
GF(q) LDPC encoder and decoder FPGA implementation using  group shuffled beli...GF(q) LDPC encoder and decoder FPGA implementation using  group shuffled beli...
GF(q) LDPC encoder and decoder FPGA implementation using group shuffled beli...IJECEIAES
 
129966862758614726[1]
129966862758614726[1]129966862758614726[1]
129966862758614726[1]威華 王
 
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...Sourour Kanzari
 
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...Sourour Kanzari
 
Implementation performance analysis of cordic
Implementation performance analysis of cordicImplementation performance analysis of cordic
Implementation performance analysis of cordiciaemedu
 
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...VIT-AP University
 
Performance comparison of eg ldpc codes
Performance comparison of eg ldpc codesPerformance comparison of eg ldpc codes
Performance comparison of eg ldpc codesijcsity
 
Error control coding techniques
Error control coding techniquesError control coding techniques
Error control coding techniquesDhanashriNandre
 
slides-main.pdf
slides-main.pdfslides-main.pdf
slides-main.pdfMatupi1
 
02 ldpc bit flipping_decoding_dark knight
02 ldpc bit flipping_decoding_dark knight02 ldpc bit flipping_decoding_dark knight
02 ldpc bit flipping_decoding_dark knightDevanshi Piprottar
 

Similar to Non-Binary LDPC Codes: An Introduction to Galois Fields, Decoding, and Performance Gains (20)

Design and implementation of log domain decoder
Design and implementation of log domain decoder Design and implementation of log domain decoder
Design and implementation of log domain decoder
 
ADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.pptADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.ppt
 
Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1
 
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
 
Ebc7fc8ba9801f03982acec158fa751744ca copie
Ebc7fc8ba9801f03982acec158fa751744ca   copieEbc7fc8ba9801f03982acec158fa751744ca   copie
Ebc7fc8ba9801f03982acec158fa751744ca copie
 
Thesis_Presentation
Thesis_PresentationThesis_Presentation
Thesis_Presentation
 
Dsp manual print
Dsp manual printDsp manual print
Dsp manual print
 
Ofdm.pptx
Ofdm.pptxOfdm.pptx
Ofdm.pptx
 
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)
 
GF(q) LDPC encoder and decoder FPGA implementation using group shuffled beli...
GF(q) LDPC encoder and decoder FPGA implementation using  group shuffled beli...GF(q) LDPC encoder and decoder FPGA implementation using  group shuffled beli...
GF(q) LDPC encoder and decoder FPGA implementation using group shuffled beli...
 
129966862758614726[1]
129966862758614726[1]129966862758614726[1]
129966862758614726[1]
 
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
 
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
Andrade sep15 fromlowarchitecturalexpertiseuptohighthroughputnonbinaryldpcdec...
 
Implementation performance analysis of cordic
Implementation performance analysis of cordicImplementation performance analysis of cordic
Implementation performance analysis of cordic
 
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...
 
Performance comparison of eg ldpc codes
Performance comparison of eg ldpc codesPerformance comparison of eg ldpc codes
Performance comparison of eg ldpc codes
 
A 1.2V 10-bit 165MSPS Video ADC
A 1.2V 10-bit 165MSPS Video ADCA 1.2V 10-bit 165MSPS Video ADC
A 1.2V 10-bit 165MSPS Video ADC
 
Error control coding techniques
Error control coding techniquesError control coding techniques
Error control coding techniques
 
slides-main.pdf
slides-main.pdfslides-main.pdf
slides-main.pdf
 
02 ldpc bit flipping_decoding_dark knight
02 ldpc bit flipping_decoding_dark knight02 ldpc bit flipping_decoding_dark knight
02 ldpc bit flipping_decoding_dark knight
 

More from SCEE Team

2012 05-10 kaiser
2012 05-10 kaiser2012 05-10 kaiser
2012 05-10 kaiserSCEE Team
 
2012 04-26 savaux
2012 04-26 savaux2012 04-26 savaux
2012 04-26 savauxSCEE Team
 
2013 03-20 zhang
2013 03-20 zhang2013 03-20 zhang
2013 03-20 zhangSCEE Team
 
2012 10-04 achaichia
2012 10-04 achaichia2012 10-04 achaichia
2012 10-04 achaichiaSCEE Team
 
2014 04-10 nebhen
2014 04-10 nebhen2014 04-10 nebhen
2014 04-10 nebhenSCEE Team
 
2013 10-17 nuaymi
2013 10-17 nuaymi2013 10-17 nuaymi
2013 10-17 nuaymiSCEE Team
 
2015 08-31 kofidis
2015 08-31 kofidis2015 08-31 kofidis
2015 08-31 kofidisSCEE Team
 
2014 11-06 melian
2014 11-06 melian2014 11-06 melian
2014 11-06 melianSCEE Team
 
2015 12-10 chabert
2015 12-10 chabert2015 12-10 chabert
2015 12-10 chabertSCEE Team
 

More from SCEE Team (9)

2012 05-10 kaiser
2012 05-10 kaiser2012 05-10 kaiser
2012 05-10 kaiser
 
2012 04-26 savaux
2012 04-26 savaux2012 04-26 savaux
2012 04-26 savaux
 
2013 03-20 zhang
2013 03-20 zhang2013 03-20 zhang
2013 03-20 zhang
 
2012 10-04 achaichia
2012 10-04 achaichia2012 10-04 achaichia
2012 10-04 achaichia
 
2014 04-10 nebhen
2014 04-10 nebhen2014 04-10 nebhen
2014 04-10 nebhen
 
2013 10-17 nuaymi
2013 10-17 nuaymi2013 10-17 nuaymi
2013 10-17 nuaymi
 
2015 08-31 kofidis
2015 08-31 kofidis2015 08-31 kofidis
2015 08-31 kofidis
 
2014 11-06 melian
2014 11-06 melian2014 11-06 melian
2014 11-06 melian
 
2015 12-10 chabert
2015 12-10 chabert2015 12-10 chabert
2015 12-10 chabert
 

Recently uploaded

Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...shyamraj55
 
Unlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsUnlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsPrecisely
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticscarlostorres15106
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024Scott Keck-Warren
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphNeo4j
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions
 
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024BookNet Canada
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Wonjun Hwang
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraDeakin University
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsAndrey Dotsenko
 
Science&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdfScience&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdfjimielynbastida
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupFlorian Wilhelm
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptxLBM Solutions
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksSoftradix Technologies
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 3652toLead Limited
 
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr LapshynFwdays
 

Recently uploaded (20)

Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
 
Unlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsUnlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power Systems
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food Manufacturing
 
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning era
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
 
Science&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdfScience&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdf
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project Setup
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptx
 
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptxVulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other Frameworks
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
 
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
 

Non-Binary LDPC Codes: An Introduction to Galois Fields, Decoding, and Performance Gains

  • 1. Non-Binary LDPC codes Cédric Marchand Emmanuel Boutillon name.surname@unv-ubs.fr CNRS, UMR 6285, Lab-STICC Centre de Recherche - BP 92116 F-56321 Lorient Cedex - FRANCE Séminaire CentraleSupélec 3 mars 2016
  • 2. Introduction  Lab-STICC IAS team (interaction Algorithm architecture)  Lab-STICC works on NB-LDPC since 2007 in the framework of FP7 DaVinci project.  Oussama Abassi defended is PhD in 2014 on NB-LDPC architecture optimization.  Since 2015 Lab-STICC a research engineer work on NB-LDPC implementation.  Hassan Harb just started a PhD on the NB-LDPC and the associated architecture.  Ahmed Abdmouleh PhD ending in 2016 studies the NB constellation optimization, matrix construction, spectral efficiency.  Web page: http://www-labsticc.univ-ubs.fr/nb_ldpc/
  • 3. OUTLINE 1) Introduction LDPC NB-LDPC Galois Field 2) Decoding NB-LDPC 3) What are the pro and cons of NB-LDPC ?
  • 4. 4 Digital Communication model Source Source Coder Channel Coder Output Source decoder Channel decoder Channel Mapping De-Mapping
  • 5. 5 A brief history Of Low Density Parity Check  Discovery of LDPC Codes R.Gallager,1962.  Turbo-Code C.Berrou, A.Glavieux,P.Thitimasjshima,1993.  Rediscovery of the LDPC Codes D.MacKay,1996.  LDPC codes are included many Standards ◊ DBV-S2 (2003), DVB-T2(2009), DVB-C2, DVB-S2X ◊ WiFi(2009), WiMax(2005),WPAN ◊ 10GBase-T ◊ …  Davey and MacKay prove that Non Binary LDPC have better performance than binary LDPC in 1998  NB-LDPC is not included in any standard
  • 6. Parity check equation 11101 00011 10001 00000     04321  xxxx         N i ixP 1 2mod C1 x1 x2 x3 x4 Tanner Graph representation: Variable Node Parity Check Node Examples: Given a word x[x1 x2 x3 x4] Edge
  • 7. 7 Parity Check matrix 3211 xxxc         1010 0111 H X1 X2 X3 X4 422 xxc  The parity check matrix is the set of parity equations: C1 C2 X1 X2 X3 X4 Variable Node Parity Check Node Tanner Graph representation:
  • 8. Decoding  Belief propagation algorithm: ◊ Based on graphical representation of the codes (Tanner graph) ◊ Iterative decoding
  • 9. 9 Log Likelihood Ratio (LLR)          )/1( )/0( ln 0 0 0 yxP yxP LLR r r x 1)0( 0)0( 0 0 0 0   XLLRif XLLRif x x Sign( LLR ) = Hard decision |LLR| = Confidence factor
  • 10. 10 Belief Propagation algorithm by message passing Channel Input x LLR ( x )initialization Iterative process – Check Node Update – Variable Node Update Hard Decision making
  • 11. 11 Check node update Mvc Mcv Min-Sum algorithm Normalized Min-Sum algorithm Sub-optimal algorithm +7 +4 + 4 +4 x (0.75)=3
  • 12. 12 Variable node update 1 0   i cvvc MSOM Mcv X0 SO: Soft Output Mvc X0 +2 +1 +3 +7 SO=7+2+1+3 SO=13 Mcv=13-3=10
  • 13. What is a NB-LDPC? It is an LDPC… except that parity check equations are done on a Galois Field GF(q=2m) of cardinality q>2.
  • 14. What is a Galois field? A Galois Field has a Galois Field structure, i.e.: addition: (GF(q=2m),+) multiplication: (GF(q=2m), x) …and all associated nice properties By convention GF(q=2m) is represented by {0, a0, a1, ... aq-2} GF(q=2m) have a binary representation
  • 15. Operation in GF(8) GF(8) bin 0 000 α0 100 α1 010 α2 001 α3 110 α4 011 α5 111 α6 101 Addition: x = (x1x2x3) and y = (y1y2y3)  GF(8) x + y = (x1 x2 x3) XOR (y1 y2 y3) Example: α2+ α5= (001) XOR (111) = (110) =α3 Multiplication: 0  αi =0 αi  αj = α(i+j)mod(q-1) Example: α3  α5 = α(3+5)mod7 = α1 Binary representation:
  • 16. OUTLINE 1) Introduction LDPC NB-LDPC Galois Field 2) Decoding NB-LDPC 3) What is the pro and cons of NB-LDPC?
  • 17. Representation of intrinsic information NB-LDPC Encoder Message of N ×m bits Modulation Channel Binary: (P(b=0), P(b=1))  LLR = ln(P(b=1)/P(b=0)) = ln(P(b=1))-ln(P(b=0)) NB-Binary: Ps = (P(s=0), P(s=a0), P(s=a1), …, P(s=aq-2)) In log domain: LLRs = -ln(Ps) + Cst with Cst = ln( arg max(Ps)). Demodulation NB-LDPC decoder Message of K ×m bits LLR(s) Message of K × m bits
  • 18. Representation of intrinsic information Example on GF(8): GF 0 α0 α1 α2 α3 α4 α5 α6 Ps 0.1 0.85 10-3 10-7 10-10 0.05 10-10 10-10 -ln(Ps) 2.3 0.2 6.9 16.1 23.0 3.0 23.0 23.0 LLRs 2.1 0 6.7 15.9 22.8 2.8 22.8 22.8 NB-Binary: Ps = (P(s=0), P(s=a0), P(s=a1), …, P(s=aq-2)) In log domain: LLRs = -ln(Ps) + Cst with Cst = ln( arg max(Ps)).
  • 19. LLR computation for BPSK LLR(bj)j=1..m )())())((()( 1 0 jj i q j i bLLRbHDjsLLR     aa Example: LLR(b1)=2 ; LLR(b0) = -4 => Hard Decision : (1,0) => a1 LLR(s=0) = 2 0 = (0,0) LLR(s=a0) = 2 + 4 = 6 a0 = (0,1) LLR(s=a1) = 0 a1 = (1,0) LLR(s=a2) = 4 a2 = (1,1) NB-LDPC Encoder Message of N ×m bits BPSK Channel Demodulation NB-LDPC decoder Message of K ×m bits Message of K × m bits
  • 20. LLR computation for 2m-QAM using Coded Modulation y (received point)aj ak LLR(s=aj) = 0 LLR(s=ak) = (d(y,ak)2 – d(y,aj)2)×2/s2 aj = closest QAM point of y al d(al,y) NB-LDPC Encoder Message of N ×m bits 2m-QAM Channel Demodulation NB-LDPC decoder Message of K ×m bits LLR(s) Message of K × m bits
  • 21. LLR computation for 2m-QAM using Bit-Interleaved Coded Modulation y (received point) d(al,y) P P1 )())())((()( 1 0 jj i q j i bLLRbHDjsLLR     aa 1000. 1010. 1001. 1011. 0010. 0000. 0011. 0001. 1101. 1111. 0111. 0101. 1100. 1110. 0110. 0100.                1 1 0 0 )( )( log)( 1 0 j j GFx GFx j xp xp bLLR NB-LDPC Encoder 2m-QAM Channel Demodulation Binary LDPC decoder Message of K ×m bits LLR(s) Message of K × m bits Bit marginalization lead to loss of information
  • 22. Variable node processing Variable node Intrinsic Mc→v Mv→c = Adition term by term addition of I and Mc→v Then normalization. GF LLR 0 3 α0 17 α1 0 α2 9 GF LLR 0 8 α0 15 α1 7 α2 8 GF LLR 0 11 α0 32 α1 7 α2 17 Intrinsic Mc→v Mv→c + = Example in GF(4): GF LLR 0 4 α0 25 α1 0 α2 10 Mv→c -
  • 23. Edge processing Variable node The effect of edge multiplication is just a permutation of the LLR Mv→m = (0, 13, 7, 14) x 1 a (0, 7, 14, 13)= Mm→c  a1(0, a0, a1, a2) = (0, a1, a2, a0)
  • 24. Check node processing GF(64) Symbols Parity checkParity check Bits? c1 c2 i2 i1e0 ? c1 c2 i2 i1e0 Binary Non Binary GF(64) 4 input configurations to evaluate 64x64=4048 input configurations to evaluate dc=4  643 input configurations to evaluate dc=126412 input configuration to evaluate
  • 25. Check node processing Forward Backward (FWBW) processing is the state- of-the-art check node algorithm. With a divide and conquer approach using Elementary Check Nodes (ECN) the most reliable messages for each outgoing edge are computed. Each ECN considers two GF(q) vectors. The intermediate results are combined in a smart way to generate the output vectors. The FWBW scheme allows for small hardware implementations but suffers from low throughput and high latency.
  • 26. Extended Min-Sum algorithm ECN Processing: The higher LLR values of U and V are rarely, if never, used in the output. Idea: keep only the most nm smallest LLR sorted in ascending order to simplify the ECN computation. Examples: LLRU = (3; 0; 12; 6) => ((0, a0), (3, 0)) LLRV = (18; 7; 9; 0) => ((0, a2), (7, a0)) )()()( /)(, 2 j V i U qGF k E LLRLLRMINLLR kjiji aaa aaaaa   UV 18;0 7; α0 9; α1 0; α2 3;0 21;0 10;a0 12;a1 3;a2 0; α0 18;a0 7;0 9;a2 0;a1 12;α1 30;a1 19;a2 21;0 12;a0 6; α2 24,a2 13;a1 15;a0 6;0 UV 0, a2 7, a0 0, a0 0; a1 7;0 3, 0 3;a2 10;a0 Extract the nm smallest values among the nm 2 values Complexity: 2q2 => 4 ×nm additions (L-Bubble algorithm)
  • 27. Syndrome based decoder Syndrome based CN processing: 1. Calculate most probable syndromes (Syndrome = sum of one element (GF and LDR) per edge) 2. Decorrelate syndromes for each edge 3. Generate outputs + No separate handling of the edges + Possible parallel computation of all messages + Allows for low latency processing [1] P. Schläfer, N. Wehn, M. Alles, T. Lehnigk-Emden and E. Boutillon, "Syndrome based check node processing of high order NB-LDPC decoders," Telecommunications (ICT), 2015 22nd International Conference on, Sydney, NSW, 2015, pp. 156-162.
  • 28. OUTLINE 1) Introduction LDPC NB-LDPC Galois Field 2) Decoding NB-LDPC 3) What are the pro and cons of NB-LDPC ?
  • 29. Cons - Changing from LDPC to NB-LDPC is a revolution (no more compatibility). -Complexity
  • 30. Pros… - Under BP decoding, NB-LDPC has significant better performance than LDPC for low code size and low code rate. -Low error floor -No need of bit marginalization during the demodulation (high spectral efficiency). - Higher mutual information of Coded Modulation VS BICM (in SISO, SIMO, MIMO, … channel).
  • 31. Good performance for short length More simulation results at http://www-labsticc.univ-ubs.fr/nb_ldpc/
  • 33. Higher capacity than BICM for MIMO channel Taken from: D. Declercq, IEEE SSC SCV Tutorial, Santa Clara, October 21st, 2010
  • 34. Conclusion NB-LDPC is not yet a mature technology : great potential improvement. - Under BP decoding, NB-LDPC has significant better performance than LDPC for low code size and low code rate. -No need of bit marginalization during the demodulation (high spectral efficiency). - Higher mutual information of Coded Modulation VS BICM (in SISO, SIMO, MIMO, … channel).
  • 35. Conclusion  Thank you for your attention  Questions are welcome 35