4. EMBEDDED COMPUTER ORGANIZATION
CPU : PROCESSES THE DATA ACCORDING TO THE PROGRAM
INSTRUCTION MEMORY : PROGRAM ENCODED IN BINARY FORM AND IS STORED IN INSTRUCTION
MEMORY
DATA MEMORY: DATA UPON WHICH THE PROGRAM OPERATES,WHICH IS IN BINARY FORM AND
STORED IN DATA MEMORY
ACCELERATOR: A SPECIAL CIRCUIT DESIGNED TO IMPLEMENT SPECIFIC PROCESSING OPERATIONS
WITH HIGHER PERFORMANCE
INPUT , OUTPUT & I/O CONTROLLER: ALLOWS THE COMPUTER TO AQUIRE DATA TO BE PROCESSD &
TO DELIVER THE RESULTS
7. INSTRUCTIONS AND DATA LITTLE ENDIAN & BIG ENDIAN
Here, the CPU determines the
resources required to perform
the operation specified by the
instruction
In complex processors,
decode checks for resource
conflicts & availability of data
& waiting till resources are
free
Decode Execute
CPU has special register called
PC, in which the address of
the next instruction is fetched
in advance
Fetch
01 02 03
In the execute step, the
CPU activates the
appropriate internal
sources to perform the
operation .
CPU can execute several
instructions in parallel by
pipelining and superscalar
execution
9. Get a modern
PowerPoint
Presentation that is
beautifully
designed.
Shift Instructions Jump Instructions
Memory and I/O
Instructions
Miscellaneous Instructions
Arithmetic and Logical
Instrutions
Branch Instructions
THE GUMNUT INSTRUCTION SET
10. //Perform 2x+1
add r4,r3,r3
add r5,r4,1
Arithmetic & Logical Instructions
Shift Instructions
Memory I/O Instructions
Jump & Miscellaneous Instructions
Branch Instructions
//shift r4 by 3 bit
shl r3,r4,3
//add content of r2 by 5 and store
result in r1
ldm r1,(r2)+5
//Example of branch on non zero and
unconditional jmp
sub r0,r1,0
bnz +1
stm r0,100
jmp 15
stm r0,200
//Example of branch on non zero
sub r2,r1,20
bnz +1
add r1,r0,1