SlideShare a Scribd company logo
1 of 24
Interrupts and Types of
interrupts
Contents
What are interrupts?
 Types of interrupts
* Software interrupts * Hardware interrupts
How to handle interrupts
What are interrupts?
A condition or event that interrupts the
normal flow of control in a program.
Basically interrupt is a signal
* signal means signal can be generated from particular
hardware or signal can be generate particular program
execuation.
Continue……….
an event external to the currently executing
process that causes a change in the normal flow
of instruction execution; usually generated by
hardware devices external to the CPU
Interrupt source
Hardware interrupts occur due to a change
in state of some hardware
Software interrupts are triggered by the
execution of a machine instruction
Types of interrupt
Software interrupt
Hardware interrupt
SOFTWARE INTERRUPT
A software interrupts is a particular
instructions that can be inserted into the
desired location in the rpogram.
SOFTWARE INTERRUPT
Software Interrupts: Software interrupt can also divided in to two
categories. They are
Normal Interrupts: the interrupts which are caused by the
software instructions are called software instructions.
Exception: unplanned interrupts while executing a program is
called Exception. For example: while executing a program if we
got a value which should be divided by zero is called a exception.
There are eight Software interrupts in
8085 Microprocessor:
RST0
RST1
RST2
RST3
RST4
RST5
RST6
RST7
Calculation for vector Address:
We can calculate the vector address of these interrupts using the formula given
below:
Vector Address = Interrupt Number * 8
So we can find simply vector address. For Example:
RST2: vector address=2*8 = 16
RST1: vector address=1*8 = 08
RST3: vector address=3*8 = 24
Table for vector Address:
Hardware interrupt
Interrupt is a signal to the processer generated by the
hardware indicated an immedate attention needed by an
event
Categories:
Maskable Interrupt: The hardware interrupts which can be
delayed when a much highest priority interrupt has
occurred to the processor.
Non Maskable Interrupt: The hardware which cannot be
delayed and should process by the processor immediately.
In 8085 we have 5 interrupt
NAME Priority
1. Trap (RST 4.5) highest
2. RST 7.5 higher
3. RST 6.5 medium
4. RST 5.5 least
5. INTR least
Maskable non-maskable
1) RST 7.5 TRAP/NMI(RST 4.5)
2) RST 6.5
3) RST 5.5
4) INTR
EDGE AND LEVEL TRIGGERED :-
 TRAP (RST 4.5)
EDGE TRIGGERED:
 RST 7.5
LEVEL TRIGGERED:
RST 6.5
RST 5.5
INTR
VECTOR (Address) NON VECTOR
 TRAP (RST 4.5) (0024) INTR (No Address)
 RST 7.5 (003C)
 RST 6.5 (0034)
 RST 5.5 (002C)
Interrupt Handling:
We know that instruction cycle consists of fetch, decode,
execute and read/write functions. After every instruction
cycle the processor will check for interrupts to be processed
if there is no interrupt is present in the system it will go for
the next instruction cycle which is given by the instruction
register.
Continue…….
If there is an interrupt present then it will trigger the interrupt
handler, the handler will stop the present instruction which is
processing and save its configuration in a register and load the
program counter of the interrupt from a location which is given by
the interrupt vector table. After processing the interrupt by the
processor interrupt handler will load the instruction and its
configuration from the saved register, process will start its processing
where it’s left. This saving the old instruction processing
configuration and loading the new interrupt configuration is also
called as context switching.
Continue……
The interrupt handler is also called as Interrupt
service routine (ISR). There are different types of
interrupt handler which will handle different
interrupts. For example for the clock in a system will
have its interrupt handler, keyboard it will have its
interrupt handler for every device it will have its
interrupt handler.
The main features of the ISR are:
Interrupts can occur at any time they are
asynchronous. ISR’s can call for asynchronous
interrupts.
Interrupt service mechanism can call the ISR’s from
multiple sources.
ISR’s can handle both maskable and non maskable
interrupts. An instruction in a program can disable or
enable an interrupt handler call.
Continue …
ISR on beginning of execution it will disable other devices
interrupt services. After completion of the ISR execution it
will re initialize the interrupt services.
The nested interrupts are allowed in ISR for diversion to
other ISR.
Type of Interrupt Handlers:
First Level Interrupt Handler (FLIH) is hard interrupt
handler or fast interrupt handler. These interrupt handlers
have more jitter while process execution and they are
mainly maskable interrupts
Second Level Interrupt Handler (SLIH) is soft interrupt
handler and slow interrupt handler. These interrupt
handlers are having less jitter.
Interrupt Latency:
When an interrupt occur, the service of the
interrupt by executing the ISR may not start
immediately by context switching. The time interval
between the occurrence of interrupt and start of
execution of the ISR is called interrupt latency.

More Related Content

What's hot

8237 dma controller
8237 dma controller8237 dma controller
8237 dma controllerTech_MX
 
Computer registers
Computer registersComputer registers
Computer registersDeepikaT13
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycleutsav_shah
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processingKamal Acharya
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organizationMazin Alwaaly
 
Stack organization
Stack organizationStack organization
Stack organizationchauhankapil
 
Timing and control
Timing and controlTiming and control
Timing and controlchauhankapil
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organizationTushar B Kute
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output OrganizationKamal Acharya
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationMOHIT AGARWAL
 
Addressing modes 8085
Addressing modes 8085Addressing modes 8085
Addressing modes 8085ShivamSood22
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architectureprasadpawaskar
 

What's hot (20)

8237 dma controller
8237 dma controller8237 dma controller
8237 dma controller
 
Program control
Program controlProgram control
Program control
 
Computer registers
Computer registersComputer registers
Computer registers
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processing
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 
Stack organization
Stack organizationStack organization
Stack organization
 
Timing and control
Timing and controlTiming and control
Timing and control
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output Organization
 
Interrupt
InterruptInterrupt
Interrupt
 
Interrupts of 8086
Interrupts of 8086Interrupts of 8086
Interrupts of 8086
 
Addressing modes 8085
Addressing modes 8085Addressing modes 8085
Addressing modes 8085
 
Introduction to Compiler design
Introduction to Compiler design Introduction to Compiler design
Introduction to Compiler design
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architecture
 
Code generation
Code generationCode generation
Code generation
 
Memory interfacing
Memory interfacingMemory interfacing
Memory interfacing
 

Similar to Interrupts and types of interrupts

Similar to Interrupts and types of interrupts (20)

Device drivers and interrupt service mechanism
Device drivers and interrupt service mechanismDevice drivers and interrupt service mechanism
Device drivers and interrupt service mechanism
 
Interrupt in real time system
Interrupt in real time system Interrupt in real time system
Interrupt in real time system
 
Interrupts of 8085
Interrupts of 8085Interrupts of 8085
Interrupts of 8085
 
Interrupts in CPU
Interrupts in CPUInterrupts in CPU
Interrupts in CPU
 
Interrupt 8085
Interrupt 8085Interrupt 8085
Interrupt 8085
 
interrupts.pptx
interrupts.pptxinterrupts.pptx
interrupts.pptx
 
Interrupts
InterruptsInterrupts
Interrupts
 
Interrupts in 8085
Interrupts in 8085Interrupts in 8085
Interrupts in 8085
 
Interruptsof8085
Interruptsof8085Interruptsof8085
Interruptsof8085
 
Interrupts of microprocessor 8085
Interrupts of microprocessor  8085Interrupts of microprocessor  8085
Interrupts of microprocessor 8085
 
Inerrupt
InerruptInerrupt
Inerrupt
 
Vino's 8086 interrupts
Vino's 8086 interruptsVino's 8086 interrupts
Vino's 8086 interrupts
 
INTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSORINTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSOR
 
Interrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kInterrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.k
 
Interrupt
InterruptInterrupt
Interrupt
 
Interrupts
InterruptsInterrupts
Interrupts
 
Microprocessor Architecture 4
Microprocessor Architecture  4Microprocessor Architecture  4
Microprocessor Architecture 4
 
Interrupt11
Interrupt11Interrupt11
Interrupt11
 
Interrupts
InterruptsInterrupts
Interrupts
 
Interrupts
InterruptsInterrupts
Interrupts
 

Recently uploaded

Amazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptx
Amazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptxAmazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptx
Amazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptxAbdelrhman abooda
 
Dubai Call Girls Wifey O52&786472 Call Girls Dubai
Dubai Call Girls Wifey O52&786472 Call Girls DubaiDubai Call Girls Wifey O52&786472 Call Girls Dubai
Dubai Call Girls Wifey O52&786472 Call Girls Dubaihf8803863
 
EMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM TRACKING WITH GOOGLE ANALYTICS.pptx
EMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM  TRACKING WITH GOOGLE ANALYTICS.pptxEMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM  TRACKING WITH GOOGLE ANALYTICS.pptx
EMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM TRACKING WITH GOOGLE ANALYTICS.pptxthyngster
 
04242024_CCC TUG_Joins and Relationships
04242024_CCC TUG_Joins and Relationships04242024_CCC TUG_Joins and Relationships
04242024_CCC TUG_Joins and Relationshipsccctableauusergroup
 
Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...
Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...
Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...limedy534
 
办理学位证纽约大学毕业证(NYU毕业证书)原版一比一
办理学位证纽约大学毕业证(NYU毕业证书)原版一比一办理学位证纽约大学毕业证(NYU毕业证书)原版一比一
办理学位证纽约大学毕业证(NYU毕业证书)原版一比一fhwihughh
 
1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样
1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样
1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样vhwb25kk
 
Top 5 Best Data Analytics Courses In Queens
Top 5 Best Data Analytics Courses In QueensTop 5 Best Data Analytics Courses In Queens
Top 5 Best Data Analytics Courses In Queensdataanalyticsqueen03
 
办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一
办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一
办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一F sss
 
B2 Creative Industry Response Evaluation.docx
B2 Creative Industry Response Evaluation.docxB2 Creative Industry Response Evaluation.docx
B2 Creative Industry Response Evaluation.docxStephen266013
 
GA4 Without Cookies [Measure Camp AMS]
GA4 Without Cookies [Measure Camp AMS]GA4 Without Cookies [Measure Camp AMS]
GA4 Without Cookies [Measure Camp AMS]📊 Markus Baersch
 
专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改
专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改
专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改yuu sss
 
Industrialised data - the key to AI success.pdf
Industrialised data - the key to AI success.pdfIndustrialised data - the key to AI success.pdf
Industrialised data - the key to AI success.pdfLars Albertsson
 
PKS-TGC-1084-630 - Stage 1 Proposal.pptx
PKS-TGC-1084-630 - Stage 1 Proposal.pptxPKS-TGC-1084-630 - Stage 1 Proposal.pptx
PKS-TGC-1084-630 - Stage 1 Proposal.pptxPramod Kumar Srivastava
 
ASML's Taxonomy Adventure by Daniel Canter
ASML's Taxonomy Adventure by Daniel CanterASML's Taxonomy Adventure by Daniel Canter
ASML's Taxonomy Adventure by Daniel Cantervoginip
 
RadioAdProWritingCinderellabyButleri.pdf
RadioAdProWritingCinderellabyButleri.pdfRadioAdProWritingCinderellabyButleri.pdf
RadioAdProWritingCinderellabyButleri.pdfgstagge
 
RS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝Delhi
RS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝DelhiRS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝Delhi
RS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝Delhijennyeacort
 

Recently uploaded (20)

Call Girls in Saket 99530🔝 56974 Escort Service
Call Girls in Saket 99530🔝 56974 Escort ServiceCall Girls in Saket 99530🔝 56974 Escort Service
Call Girls in Saket 99530🔝 56974 Escort Service
 
Deep Generative Learning for All - The Gen AI Hype (Spring 2024)
Deep Generative Learning for All - The Gen AI Hype (Spring 2024)Deep Generative Learning for All - The Gen AI Hype (Spring 2024)
Deep Generative Learning for All - The Gen AI Hype (Spring 2024)
 
Amazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptx
Amazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptxAmazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptx
Amazon TQM (2) Amazon TQM (2)Amazon TQM (2).pptx
 
Dubai Call Girls Wifey O52&786472 Call Girls Dubai
Dubai Call Girls Wifey O52&786472 Call Girls DubaiDubai Call Girls Wifey O52&786472 Call Girls Dubai
Dubai Call Girls Wifey O52&786472 Call Girls Dubai
 
EMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM TRACKING WITH GOOGLE ANALYTICS.pptx
EMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM  TRACKING WITH GOOGLE ANALYTICS.pptxEMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM  TRACKING WITH GOOGLE ANALYTICS.pptx
EMERCE - 2024 - AMSTERDAM - CROSS-PLATFORM TRACKING WITH GOOGLE ANALYTICS.pptx
 
04242024_CCC TUG_Joins and Relationships
04242024_CCC TUG_Joins and Relationships04242024_CCC TUG_Joins and Relationships
04242024_CCC TUG_Joins and Relationships
 
Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...
Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...
Effects of Smartphone Addiction on the Academic Performances of Grades 9 to 1...
 
办理学位证纽约大学毕业证(NYU毕业证书)原版一比一
办理学位证纽约大学毕业证(NYU毕业证书)原版一比一办理学位证纽约大学毕业证(NYU毕业证书)原版一比一
办理学位证纽约大学毕业证(NYU毕业证书)原版一比一
 
1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样
1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样
1:1定制(UQ毕业证)昆士兰大学毕业证成绩单修改留信学历认证原版一模一样
 
E-Commerce Order PredictionShraddha Kamble.pptx
E-Commerce Order PredictionShraddha Kamble.pptxE-Commerce Order PredictionShraddha Kamble.pptx
E-Commerce Order PredictionShraddha Kamble.pptx
 
Top 5 Best Data Analytics Courses In Queens
Top 5 Best Data Analytics Courses In QueensTop 5 Best Data Analytics Courses In Queens
Top 5 Best Data Analytics Courses In Queens
 
办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一
办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一
办理学位证中佛罗里达大学毕业证,UCF成绩单原版一比一
 
B2 Creative Industry Response Evaluation.docx
B2 Creative Industry Response Evaluation.docxB2 Creative Industry Response Evaluation.docx
B2 Creative Industry Response Evaluation.docx
 
GA4 Without Cookies [Measure Camp AMS]
GA4 Without Cookies [Measure Camp AMS]GA4 Without Cookies [Measure Camp AMS]
GA4 Without Cookies [Measure Camp AMS]
 
专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改
专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改
专业一比一美国俄亥俄大学毕业证成绩单pdf电子版制作修改
 
Industrialised data - the key to AI success.pdf
Industrialised data - the key to AI success.pdfIndustrialised data - the key to AI success.pdf
Industrialised data - the key to AI success.pdf
 
PKS-TGC-1084-630 - Stage 1 Proposal.pptx
PKS-TGC-1084-630 - Stage 1 Proposal.pptxPKS-TGC-1084-630 - Stage 1 Proposal.pptx
PKS-TGC-1084-630 - Stage 1 Proposal.pptx
 
ASML's Taxonomy Adventure by Daniel Canter
ASML's Taxonomy Adventure by Daniel CanterASML's Taxonomy Adventure by Daniel Canter
ASML's Taxonomy Adventure by Daniel Canter
 
RadioAdProWritingCinderellabyButleri.pdf
RadioAdProWritingCinderellabyButleri.pdfRadioAdProWritingCinderellabyButleri.pdf
RadioAdProWritingCinderellabyButleri.pdf
 
RS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝Delhi
RS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝DelhiRS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝Delhi
RS 9000 Call In girls Dwarka Mor (DELHI)⇛9711147426🔝Delhi
 

Interrupts and types of interrupts

  • 1. Interrupts and Types of interrupts
  • 2. Contents What are interrupts?  Types of interrupts * Software interrupts * Hardware interrupts How to handle interrupts
  • 3. What are interrupts? A condition or event that interrupts the normal flow of control in a program. Basically interrupt is a signal * signal means signal can be generated from particular hardware or signal can be generate particular program execuation.
  • 4. Continue………. an event external to the currently executing process that causes a change in the normal flow of instruction execution; usually generated by hardware devices external to the CPU
  • 5. Interrupt source Hardware interrupts occur due to a change in state of some hardware Software interrupts are triggered by the execution of a machine instruction
  • 6. Types of interrupt Software interrupt Hardware interrupt
  • 7. SOFTWARE INTERRUPT A software interrupts is a particular instructions that can be inserted into the desired location in the rpogram.
  • 8. SOFTWARE INTERRUPT Software Interrupts: Software interrupt can also divided in to two categories. They are Normal Interrupts: the interrupts which are caused by the software instructions are called software instructions. Exception: unplanned interrupts while executing a program is called Exception. For example: while executing a program if we got a value which should be divided by zero is called a exception.
  • 9. There are eight Software interrupts in 8085 Microprocessor: RST0 RST1 RST2 RST3 RST4 RST5 RST6 RST7
  • 10. Calculation for vector Address: We can calculate the vector address of these interrupts using the formula given below: Vector Address = Interrupt Number * 8 So we can find simply vector address. For Example: RST2: vector address=2*8 = 16 RST1: vector address=1*8 = 08 RST3: vector address=3*8 = 24
  • 11. Table for vector Address:
  • 12. Hardware interrupt Interrupt is a signal to the processer generated by the hardware indicated an immedate attention needed by an event
  • 13. Categories: Maskable Interrupt: The hardware interrupts which can be delayed when a much highest priority interrupt has occurred to the processor. Non Maskable Interrupt: The hardware which cannot be delayed and should process by the processor immediately.
  • 14. In 8085 we have 5 interrupt NAME Priority 1. Trap (RST 4.5) highest 2. RST 7.5 higher 3. RST 6.5 medium 4. RST 5.5 least 5. INTR least
  • 15. Maskable non-maskable 1) RST 7.5 TRAP/NMI(RST 4.5) 2) RST 6.5 3) RST 5.5 4) INTR
  • 16. EDGE AND LEVEL TRIGGERED :-  TRAP (RST 4.5) EDGE TRIGGERED:  RST 7.5 LEVEL TRIGGERED: RST 6.5 RST 5.5 INTR
  • 17. VECTOR (Address) NON VECTOR  TRAP (RST 4.5) (0024) INTR (No Address)  RST 7.5 (003C)  RST 6.5 (0034)  RST 5.5 (002C)
  • 18. Interrupt Handling: We know that instruction cycle consists of fetch, decode, execute and read/write functions. After every instruction cycle the processor will check for interrupts to be processed if there is no interrupt is present in the system it will go for the next instruction cycle which is given by the instruction register.
  • 19. Continue……. If there is an interrupt present then it will trigger the interrupt handler, the handler will stop the present instruction which is processing and save its configuration in a register and load the program counter of the interrupt from a location which is given by the interrupt vector table. After processing the interrupt by the processor interrupt handler will load the instruction and its configuration from the saved register, process will start its processing where it’s left. This saving the old instruction processing configuration and loading the new interrupt configuration is also called as context switching.
  • 20. Continue…… The interrupt handler is also called as Interrupt service routine (ISR). There are different types of interrupt handler which will handle different interrupts. For example for the clock in a system will have its interrupt handler, keyboard it will have its interrupt handler for every device it will have its interrupt handler.
  • 21. The main features of the ISR are: Interrupts can occur at any time they are asynchronous. ISR’s can call for asynchronous interrupts. Interrupt service mechanism can call the ISR’s from multiple sources. ISR’s can handle both maskable and non maskable interrupts. An instruction in a program can disable or enable an interrupt handler call.
  • 22. Continue … ISR on beginning of execution it will disable other devices interrupt services. After completion of the ISR execution it will re initialize the interrupt services. The nested interrupts are allowed in ISR for diversion to other ISR.
  • 23. Type of Interrupt Handlers: First Level Interrupt Handler (FLIH) is hard interrupt handler or fast interrupt handler. These interrupt handlers have more jitter while process execution and they are mainly maskable interrupts Second Level Interrupt Handler (SLIH) is soft interrupt handler and slow interrupt handler. These interrupt handlers are having less jitter.
  • 24. Interrupt Latency: When an interrupt occur, the service of the interrupt by executing the ISR may not start immediately by context switching. The time interval between the occurrence of interrupt and start of execution of the ISR is called interrupt latency.