SlideShare a Scribd company logo
1 of 6
Download to read offline
Computer Architecture
Assignment Topic:
Interrupts
Name:
Shefa Idrees
#101631049
Assignment Submitted to:
BSCS fall-2016
Post Graduate College for Women
Samnabad, Lahore
Interrupts in CPU
In system programming, an interrupt is a signal to the processor emitted by hardware or software
indicating an event that needs immediate attention.
An interrupt alerts the processor to a high-priority condition requiring the interruption of the
current code; the processor is executing. The processor responds by suspending its current
activities, saving its state, and executing a function called an interrupt handler (or an interrupt
service routine, ISR) to deal with the event. This interruption is temporary, and, after the interrupt
handler finishes, the processor resumes normal activities.
Types of Interrupt
There are two types of interrupts:
• Hardware Interrupts
If the signal for the processor is from external device or hardware, interrupt is called
hardware interrupt.
Example: From keyboard we will press the key to do some action. This pressing of key in
keyboard will generate a signal which is given to the processor to do action, such interrupts
are called hardware interrupts. Hardware interrupts can be classified into two types they
are:
o Maskable Interrupt: The hardware interrupts which can be delayed when a much
highest priority interrupt has occurred to the processor.
o Non Maskable Interrupt: The hardware which cannot be delayed and should
process by the processor immediately.
• Software Interrupts
Software interrupt can also be divided in to two types.
They are:
o Normal Interrupts: The interrupts which are caused by the software instructions
are called software instructions.
o Exception: Unplanned interrupts while executing a program, are called Exception.
For example: while executing a program if we got a value which should be divided by
zero is called an exception.
Classification of Interrupts According to Periodicity of Occurrence:
• Periodic Interrupt: If the interrupts occurred at fixed interval in timeline then those
interrupts are called periodic interrupts.
• Aperiodic Interrupt: If the occurrence of interrupt cannot be predicted then that
interrupt is called aperiodic interrupt.
normal interrupts
Classification of Interrupts According to the Temporal Relationship with
System Clock:
• Synchronous Interrupt: If the source of interrupt is in phase to the system clock is
called synchronous interrupt. In other words, interrupts which are dependent on the system
clock. Example: timer service that uses the system clock.
• Asynchronous Interrupts: If the interrupts are independent or not in phase to the
system clock is called asynchronous interrupt.
Why Exactly there is Need to Design Interrupts in Embedded Systems?
People like connecting devices to the computer. For the computer is much more than the CPU
(Keyboard, Mouse, Screen, Disk Drivers, Sound Cards etc.)
These devices occasionally need CPU service.
 But we can’t predict when.
External events typically occur on a macroscopic timescale.
 We want to keep the CPU busy between events.
☼ Need a way for CPU to find out which devices need attention.
Why Interrupts are Required
☼ To increase the processing speed of CPU.
What can be the Possible Solution for Interrupts?
 Polling
CPU periodically checks each device to see if it needs service. This can be efficient if events
arrive rapidly.
However, it takes CPU time even when no requests are pending. Moreover, overhead may be
reduced at expense of response time.
Polling is like picking up your phone after a few seconds to see if you have a call.
Alternative: Interrupts
 Give each device a wire (interrupt line) that it can use to signal the processor.
o When interrupt signaled, processor executes a routine called an interrupt handler to
deal with the interrupt.
o No overhead when no requests are pending.
Actions included in the interrupt processing
Instruction execution cycle including interrupt processing
Polling vs. Interrupts
• Polling is like picking up your phone every few seconds to see if you have a call. Interrupts
are like waiting for a phone to ring.
• Interrupts win if the processor has other work to do and event response time isn’t critical.
• Polling can be better if the processor has to respond to an event ASAP
o May be used in device controller that contains dedicated secondary processor.
With Interrupts…
Example:
1) CPU instructs printer to print.
2) While printer does its task, CPU waits for task completion.
3) User program stopped.
4) Repeated checking by CPU
5) When task done, CPU proceeds.
Without Interrupts…
Example:
1) CPU instructs printer to print.
2) While printer does its task, CPU uses to engage in executing other instructions.
3) User program proceeds concurrently with printing.
4) When task done, printer tells (interrupts) CPU.
The interrupt vector table
Interrupt Vector
An interrupt vector is the memory location of an interrupt handler, which prioritizes interrupts and
saves them in a queue if more than one interrupt is waiting to be handled. In short, IVs can be
called as pointers to routines that handle interrupts.
Interrupt Vector Table IVT
IVT is a table of interrupt vectors. Interrupt vector table is a global table situated at the address
0000:0000H. The size of interrupt vector table is 1024 bytes or 1 KB. Each entry in the IVT is
sized 4 bytes hence 256 interrupt vectors are possible numbered (0-FFH). Each interrupt number
is reserved for a specific purpose. An interrupt vector table is also called a dispatch table.
Interrupt Vector Table
INT0
INT1
INTFF
0000:0000
0000:03FFH
0000:0004

More Related Content

What's hot

instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Unit 5 I/O organization
Unit 5   I/O organizationUnit 5   I/O organization
Unit 5 I/O organization
chidabdu
 
Lecture 3,4 operating systems
Lecture 3,4   operating systemsLecture 3,4   operating systems
Lecture 3,4 operating systems
Pradeep Kumar TS
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
INSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISMINSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISM
Kamran Ashraf
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
mekind
 
Comuputer processor
Comuputer processorComuputer processor
Comuputer processor
Sanjeev Jain
 

What's hot (20)

Interrupts
InterruptsInterrupts
Interrupts
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
Unit 5 I/O organization
Unit 5   I/O organizationUnit 5   I/O organization
Unit 5 I/O organization
 
Memory management
Memory managementMemory management
Memory management
 
Multicore Processor Technology
Multicore Processor TechnologyMulticore Processor Technology
Multicore Processor Technology
 
Lecture 3,4 operating systems
Lecture 3,4   operating systemsLecture 3,4   operating systems
Lecture 3,4 operating systems
 
Unit 5 Advanced Computer Architecture
Unit 5 Advanced Computer ArchitectureUnit 5 Advanced Computer Architecture
Unit 5 Advanced Computer Architecture
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Interrupts
InterruptsInterrupts
Interrupts
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
INSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISMINSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISM
 
Context switching
Context switchingContext switching
Context switching
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
VLIW Processors
VLIW ProcessorsVLIW Processors
VLIW Processors
 
Interrupts and types of interrupts
Interrupts and types of interruptsInterrupts and types of interrupts
Interrupts and types of interrupts
 
Computer system architecture
Computer system architectureComputer system architecture
Computer system architecture
 
Vino's 8086 interrupts
Vino's 8086 interruptsVino's 8086 interrupts
Vino's 8086 interrupts
 
Comuputer processor
Comuputer processorComuputer processor
Comuputer processor
 

Similar to Interrupts in CPU

03_Top Level View of Computer Function and Interconnection.ppt
03_Top Level View of Computer Function and Interconnection.ppt03_Top Level View of Computer Function and Interconnection.ppt
03_Top Level View of Computer Function and Interconnection.ppt
ChABiDRazZaQ
 
notes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdf
notes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdfnotes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdf
notes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdf
SatyamMishra828076
 
Chapter 2 (Part 2)
Chapter 2 (Part 2) Chapter 2 (Part 2)
Chapter 2 (Part 2)
rohassanie
 
Operating System
Operating SystemOperating System
Operating System
guest8b0942
 

Similar to Interrupts in CPU (20)

interruptpresentaion-151207165807-lva1-app6892.pptx
interruptpresentaion-151207165807-lva1-app6892.pptxinterruptpresentaion-151207165807-lva1-app6892.pptx
interruptpresentaion-151207165807-lva1-app6892.pptx
 
Interrupts ppt
Interrupts pptInterrupts ppt
Interrupts ppt
 
Lecture1,2,3 (1).pdf
Lecture1,2,3 (1).pdfLecture1,2,3 (1).pdf
Lecture1,2,3 (1).pdf
 
Functions of the Operating System
Functions of the Operating SystemFunctions of the Operating System
Functions of the Operating System
 
Device drivers and interrupt service mechanism
Device drivers and interrupt service mechanismDevice drivers and interrupt service mechanism
Device drivers and interrupt service mechanism
 
03_Top Level View of Computer Function and Interconnection.ppt
03_Top Level View of Computer Function and Interconnection.ppt03_Top Level View of Computer Function and Interconnection.ppt
03_Top Level View of Computer Function and Interconnection.ppt
 
Interrupts in 8085
Interrupts in 8085Interrupts in 8085
Interrupts in 8085
 
Inerrupt
InerruptInerrupt
Inerrupt
 
Computer architecture presentation
Computer architecture presentationComputer architecture presentation
Computer architecture presentation
 
Exception handling in Pipelining in COA
Exception handling in Pipelining in COAException handling in Pipelining in COA
Exception handling in Pipelining in COA
 
interrupts.pptx
interrupts.pptxinterrupts.pptx
interrupts.pptx
 
notes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdf
notes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdfnotes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdf
notes_Lecture-8 (Computer Architecture) 3rd Semester 2k11 (1).pdf
 
Interrupts
InterruptsInterrupts
Interrupts
 
Chapter 2 (Part 2)
Chapter 2 (Part 2) Chapter 2 (Part 2)
Chapter 2 (Part 2)
 
IO hardware
IO hardwareIO hardware
IO hardware
 
Interrupt in real time system
Interrupt in real time system Interrupt in real time system
Interrupt in real time system
 
Operating System
Operating SystemOperating System
Operating System
 
UNIT 5- UNDERSTANDING THE SYSTEM DESIGN PROCESS.pptx
UNIT 5- UNDERSTANDING THE SYSTEM DESIGN PROCESS.pptxUNIT 5- UNDERSTANDING THE SYSTEM DESIGN PROCESS.pptx
UNIT 5- UNDERSTANDING THE SYSTEM DESIGN PROCESS.pptx
 
Unit2 p1 io organization-97-2003
Unit2 p1 io organization-97-2003Unit2 p1 io organization-97-2003
Unit2 p1 io organization-97-2003
 
interrupt .pptx
interrupt .pptxinterrupt .pptx
interrupt .pptx
 

More from Shefa Idrees

Pakistan Foreign Policy...Its objectives and Principles
Pakistan Foreign Policy...Its objectives and PrinciplesPakistan Foreign Policy...Its objectives and Principles
Pakistan Foreign Policy...Its objectives and Principles
Shefa Idrees
 

More from Shefa Idrees (20)

Tele Communications - IEEE 802.11
Tele Communications - IEEE 802.11Tele Communications - IEEE 802.11
Tele Communications - IEEE 802.11
 
Data Communication IPv6, Ethernet, OSI Model, Transmission Impairments
Data Communication IPv6, Ethernet, OSI Model, Transmission ImpairmentsData Communication IPv6, Ethernet, OSI Model, Transmission Impairments
Data Communication IPv6, Ethernet, OSI Model, Transmission Impairments
 
Relational Algebra Operations
Relational Algebra OperationsRelational Algebra Operations
Relational Algebra Operations
 
Query trees
Query treesQuery trees
Query trees
 
Description of everything necessary for startup
Description of everything necessary for startupDescription of everything necessary for startup
Description of everything necessary for startup
 
Presentation Skills
Presentation SkillsPresentation Skills
Presentation Skills
 
File Handling in Assembly Prezi slides
File Handling in Assembly Prezi slidesFile Handling in Assembly Prezi slides
File Handling in Assembly Prezi slides
 
Paragraph Types and Ways to Write Them
Paragraph Types and Ways to Write ThemParagraph Types and Ways to Write Them
Paragraph Types and Ways to Write Them
 
Memo Writing
Memo WritingMemo Writing
Memo Writing
 
Cover letters
Cover lettersCover letters
Cover letters
 
Pakistan Foreign Policy...Its objectives and Principles
Pakistan Foreign Policy...Its objectives and PrinciplesPakistan Foreign Policy...Its objectives and Principles
Pakistan Foreign Policy...Its objectives and Principles
 
The constitution of pakistan
The constitution of pakistanThe constitution of pakistan
The constitution of pakistan
 
Report & its types
Report & its typesReport & its types
Report & its types
 
Project proposal
Project proposalProject proposal
Project proposal
 
Model abstract
Model abstractModel abstract
Model abstract
 
Importance & Significance of Islamic Civilization
Importance & Significance of Islamic CivilizationImportance & Significance of Islamic Civilization
Importance & Significance of Islamic Civilization
 
Significance & Importance of Studying the Life of Holy Prophet (S.A.W)
Significance & Importance of Studying the Life of Holy Prophet (S.A.W)Significance & Importance of Studying the Life of Holy Prophet (S.A.W)
Significance & Importance of Studying the Life of Holy Prophet (S.A.W)
 
The Complete Diode Model
The Complete Diode ModelThe Complete Diode Model
The Complete Diode Model
 
Digital Logic & Design
Digital Logic & DesignDigital Logic & Design
Digital Logic & Design
 
Computer Network & Types
Computer Network & TypesComputer Network & Types
Computer Network & Types
 

Recently uploaded

TECUNIQUE: Success Stories: IT Service provider
TECUNIQUE: Success Stories: IT Service providerTECUNIQUE: Success Stories: IT Service provider
TECUNIQUE: Success Stories: IT Service provider
mohitmore19
 
introduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdf
introduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdfintroduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdf
introduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdf
VishalKumarJha10
 

Recently uploaded (20)

%in ivory park+277-882-255-28 abortion pills for sale in ivory park
%in ivory park+277-882-255-28 abortion pills for sale in ivory park %in ivory park+277-882-255-28 abortion pills for sale in ivory park
%in ivory park+277-882-255-28 abortion pills for sale in ivory park
 
The Real-World Challenges of Medical Device Cybersecurity- Mitigating Vulnera...
The Real-World Challenges of Medical Device Cybersecurity- Mitigating Vulnera...The Real-World Challenges of Medical Device Cybersecurity- Mitigating Vulnera...
The Real-World Challenges of Medical Device Cybersecurity- Mitigating Vulnera...
 
Software Quality Assurance Interview Questions
Software Quality Assurance Interview QuestionsSoftware Quality Assurance Interview Questions
Software Quality Assurance Interview Questions
 
Define the academic and professional writing..pdf
Define the academic and professional writing..pdfDefine the academic and professional writing..pdf
Define the academic and professional writing..pdf
 
AI & Machine Learning Presentation Template
AI & Machine Learning Presentation TemplateAI & Machine Learning Presentation Template
AI & Machine Learning Presentation Template
 
Azure_Native_Qumulo_High_Performance_Compute_Benchmarks.pdf
Azure_Native_Qumulo_High_Performance_Compute_Benchmarks.pdfAzure_Native_Qumulo_High_Performance_Compute_Benchmarks.pdf
Azure_Native_Qumulo_High_Performance_Compute_Benchmarks.pdf
 
Introducing Microsoft’s new Enterprise Work Management (EWM) Solution
Introducing Microsoft’s new Enterprise Work Management (EWM) SolutionIntroducing Microsoft’s new Enterprise Work Management (EWM) Solution
Introducing Microsoft’s new Enterprise Work Management (EWM) Solution
 
Crypto Cloud Review - How To Earn Up To $500 Per DAY Of Bitcoin 100% On AutoP...
Crypto Cloud Review - How To Earn Up To $500 Per DAY Of Bitcoin 100% On AutoP...Crypto Cloud Review - How To Earn Up To $500 Per DAY Of Bitcoin 100% On AutoP...
Crypto Cloud Review - How To Earn Up To $500 Per DAY Of Bitcoin 100% On AutoP...
 
LEVEL 5 - SESSION 1 2023 (1).pptx - PDF 123456
LEVEL 5   - SESSION 1 2023 (1).pptx - PDF 123456LEVEL 5   - SESSION 1 2023 (1).pptx - PDF 123456
LEVEL 5 - SESSION 1 2023 (1).pptx - PDF 123456
 
The Guide to Integrating Generative AI into Unified Continuous Testing Platfo...
The Guide to Integrating Generative AI into Unified Continuous Testing Platfo...The Guide to Integrating Generative AI into Unified Continuous Testing Platfo...
The Guide to Integrating Generative AI into Unified Continuous Testing Platfo...
 
BUS PASS MANGEMENT SYSTEM USING PHP.pptx
BUS PASS MANGEMENT SYSTEM USING PHP.pptxBUS PASS MANGEMENT SYSTEM USING PHP.pptx
BUS PASS MANGEMENT SYSTEM USING PHP.pptx
 
Right Money Management App For Your Financial Goals
Right Money Management App For Your Financial GoalsRight Money Management App For Your Financial Goals
Right Money Management App For Your Financial Goals
 
%in tembisa+277-882-255-28 abortion pills for sale in tembisa
%in tembisa+277-882-255-28 abortion pills for sale in tembisa%in tembisa+277-882-255-28 abortion pills for sale in tembisa
%in tembisa+277-882-255-28 abortion pills for sale in tembisa
 
Pharm-D Biostatistics and Research methodology
Pharm-D Biostatistics and Research methodologyPharm-D Biostatistics and Research methodology
Pharm-D Biostatistics and Research methodology
 
TECUNIQUE: Success Stories: IT Service provider
TECUNIQUE: Success Stories: IT Service providerTECUNIQUE: Success Stories: IT Service provider
TECUNIQUE: Success Stories: IT Service provider
 
%in kempton park+277-882-255-28 abortion pills for sale in kempton park
%in kempton park+277-882-255-28 abortion pills for sale in kempton park %in kempton park+277-882-255-28 abortion pills for sale in kempton park
%in kempton park+277-882-255-28 abortion pills for sale in kempton park
 
introduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdf
introduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdfintroduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdf
introduction-to-automotive Andoid os-csimmonds-ndctechtown-2021.pdf
 
%in Midrand+277-882-255-28 abortion pills for sale in midrand
%in Midrand+277-882-255-28 abortion pills for sale in midrand%in Midrand+277-882-255-28 abortion pills for sale in midrand
%in Midrand+277-882-255-28 abortion pills for sale in midrand
 
Learn the Fundamentals of XCUITest Framework_ A Beginner's Guide.pdf
Learn the Fundamentals of XCUITest Framework_ A Beginner's Guide.pdfLearn the Fundamentals of XCUITest Framework_ A Beginner's Guide.pdf
Learn the Fundamentals of XCUITest Framework_ A Beginner's Guide.pdf
 
%in kaalfontein+277-882-255-28 abortion pills for sale in kaalfontein
%in kaalfontein+277-882-255-28 abortion pills for sale in kaalfontein%in kaalfontein+277-882-255-28 abortion pills for sale in kaalfontein
%in kaalfontein+277-882-255-28 abortion pills for sale in kaalfontein
 

Interrupts in CPU

  • 1. Computer Architecture Assignment Topic: Interrupts Name: Shefa Idrees #101631049 Assignment Submitted to: BSCS fall-2016 Post Graduate College for Women Samnabad, Lahore
  • 2. Interrupts in CPU In system programming, an interrupt is a signal to the processor emitted by hardware or software indicating an event that needs immediate attention. An interrupt alerts the processor to a high-priority condition requiring the interruption of the current code; the processor is executing. The processor responds by suspending its current activities, saving its state, and executing a function called an interrupt handler (or an interrupt service routine, ISR) to deal with the event. This interruption is temporary, and, after the interrupt handler finishes, the processor resumes normal activities. Types of Interrupt There are two types of interrupts: • Hardware Interrupts If the signal for the processor is from external device or hardware, interrupt is called hardware interrupt. Example: From keyboard we will press the key to do some action. This pressing of key in keyboard will generate a signal which is given to the processor to do action, such interrupts are called hardware interrupts. Hardware interrupts can be classified into two types they are: o Maskable Interrupt: The hardware interrupts which can be delayed when a much highest priority interrupt has occurred to the processor. o Non Maskable Interrupt: The hardware which cannot be delayed and should process by the processor immediately. • Software Interrupts Software interrupt can also be divided in to two types. They are: o Normal Interrupts: The interrupts which are caused by the software instructions are called software instructions. o Exception: Unplanned interrupts while executing a program, are called Exception. For example: while executing a program if we got a value which should be divided by zero is called an exception. Classification of Interrupts According to Periodicity of Occurrence: • Periodic Interrupt: If the interrupts occurred at fixed interval in timeline then those interrupts are called periodic interrupts. • Aperiodic Interrupt: If the occurrence of interrupt cannot be predicted then that interrupt is called aperiodic interrupt. normal interrupts
  • 3. Classification of Interrupts According to the Temporal Relationship with System Clock: • Synchronous Interrupt: If the source of interrupt is in phase to the system clock is called synchronous interrupt. In other words, interrupts which are dependent on the system clock. Example: timer service that uses the system clock. • Asynchronous Interrupts: If the interrupts are independent or not in phase to the system clock is called asynchronous interrupt. Why Exactly there is Need to Design Interrupts in Embedded Systems? People like connecting devices to the computer. For the computer is much more than the CPU (Keyboard, Mouse, Screen, Disk Drivers, Sound Cards etc.) These devices occasionally need CPU service.  But we can’t predict when. External events typically occur on a macroscopic timescale.  We want to keep the CPU busy between events. ☼ Need a way for CPU to find out which devices need attention. Why Interrupts are Required ☼ To increase the processing speed of CPU. What can be the Possible Solution for Interrupts?  Polling CPU periodically checks each device to see if it needs service. This can be efficient if events arrive rapidly. However, it takes CPU time even when no requests are pending. Moreover, overhead may be reduced at expense of response time. Polling is like picking up your phone after a few seconds to see if you have a call. Alternative: Interrupts  Give each device a wire (interrupt line) that it can use to signal the processor. o When interrupt signaled, processor executes a routine called an interrupt handler to deal with the interrupt. o No overhead when no requests are pending.
  • 4. Actions included in the interrupt processing
  • 5. Instruction execution cycle including interrupt processing Polling vs. Interrupts • Polling is like picking up your phone every few seconds to see if you have a call. Interrupts are like waiting for a phone to ring. • Interrupts win if the processor has other work to do and event response time isn’t critical. • Polling can be better if the processor has to respond to an event ASAP o May be used in device controller that contains dedicated secondary processor. With Interrupts… Example: 1) CPU instructs printer to print. 2) While printer does its task, CPU waits for task completion. 3) User program stopped. 4) Repeated checking by CPU 5) When task done, CPU proceeds.
  • 6. Without Interrupts… Example: 1) CPU instructs printer to print. 2) While printer does its task, CPU uses to engage in executing other instructions. 3) User program proceeds concurrently with printing. 4) When task done, printer tells (interrupts) CPU. The interrupt vector table Interrupt Vector An interrupt vector is the memory location of an interrupt handler, which prioritizes interrupts and saves them in a queue if more than one interrupt is waiting to be handled. In short, IVs can be called as pointers to routines that handle interrupts. Interrupt Vector Table IVT IVT is a table of interrupt vectors. Interrupt vector table is a global table situated at the address 0000:0000H. The size of interrupt vector table is 1024 bytes or 1 KB. Each entry in the IVT is sized 4 bytes hence 256 interrupt vectors are possible numbered (0-FFH). Each interrupt number is reserved for a specific purpose. An interrupt vector table is also called a dispatch table. Interrupt Vector Table INT0 INT1 INTFF 0000:0000 0000:03FFH 0000:0004