SlideShare a Scribd company logo
1 of 9
1
WHY FPGA?
NECST Lab, Politecnico di Milano
Gianluca Drappo
gianluca.drappo@gmail.com
Nicholas Dascanio
nicholas.dascanio95@gmail.com
2Context
A cell culture is a sequence of chambers which contain cells.
The importance of a good chambers’ connection is correlated with
the necessity of a precise metabolism analysis: exact volumes of
fluids need to be directed in specific chambers through a network of
channels and valves.
https://www.microfluidicfuture.com
3Problem
Nowadays, the pipes’ control is implemented on a software through a
calculating in the laboratory.
DIGILENT PYNQ-Z1 Dev Board
Due to the necessity of a quick and efficient analysis, it would be faster
and better-performing to accelerate the whole control on a hardware
device
4Hardware solution
http://www.actualtech.io
ASIC
5Hardware solution
http://www.actualtech.io
ASIC
6Hardware solution
http://www.actualtech.io
ASIC
7Hardware solution
http://www.actualtech.io
ASIC
8Possible applications
In a real metabolism analysis is also required an efficient and
dynamic image processing
Fpga could allow a skilled parallelization: it can conduct a quick
image processing and, at the same time, a precise pipes’ control
journals.plos.orgSpartan XC3S700AN FPGA
9
nicholas.dascanio95@gmail.com
gianluca.drappo@gmail.com
Thanks for
attention!
https://www.facebook.com/MaMaatNECST
https://twitter.com/MaMa_NECSTLab
https://www.slideshare.net/MaMaatNECST

More Related Content

Similar to Why fpga ma ma

Practical Advanced Process Control for Engineers and Technicians
Practical Advanced Process Control for Engineers and TechniciansPractical Advanced Process Control for Engineers and Technicians
Practical Advanced Process Control for Engineers and Technicians
Living Online
 
Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...
Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...
Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...
Zachary Smith
 
Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...
Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...
Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...
Anand Raj
 
04+ECETEMT092-+WDT+APB+UVM.pdf
04+ECETEMT092-+WDT+APB+UVM.pdf04+ECETEMT092-+WDT+APB+UVM.pdf
04+ECETEMT092-+WDT+APB+UVM.pdf
SamHoney6
 
chaos-monkey-increasing (1) (1)
chaos-monkey-increasing (1) (1)chaos-monkey-increasing (1) (1)
chaos-monkey-increasing (1) (1)
Michael Alan Chang
 

Similar to Why fpga ma ma (20)

Nexgen tech embedded 2014 2015
Nexgen tech embedded 2014 2015Nexgen tech embedded 2014 2015
Nexgen tech embedded 2014 2015
 
Nexgen tech embedded 2014 2015
Nexgen tech embedded 2014 2015Nexgen tech embedded 2014 2015
Nexgen tech embedded 2014 2015
 
Biomicrofluidics-9-044103-2015
Biomicrofluidics-9-044103-2015Biomicrofluidics-9-044103-2015
Biomicrofluidics-9-044103-2015
 
A0520106
A0520106A0520106
A0520106
 
FPGA Hardware Accelerator for Machine Learning
FPGA Hardware Accelerator for Machine Learning FPGA Hardware Accelerator for Machine Learning
FPGA Hardware Accelerator for Machine Learning
 
CV of Douglas Wendelboe
CV of Douglas WendelboeCV of Douglas Wendelboe
CV of Douglas Wendelboe
 
Practical Advanced Process Control for Engineers and Technicians
Practical Advanced Process Control for Engineers and TechniciansPractical Advanced Process Control for Engineers and Technicians
Practical Advanced Process Control for Engineers and Technicians
 
Using OPC technology to support the study of advanced process control
Using OPC technology to support the study of advanced process controlUsing OPC technology to support the study of advanced process control
Using OPC technology to support the study of advanced process control
 
Using OPC technology to support the study of advanced process control
Using OPC technology to support the study of advanced process controlUsing OPC technology to support the study of advanced process control
Using OPC technology to support the study of advanced process control
 
MTech thesis in SCILAB
MTech thesis in SCILABMTech thesis in SCILAB
MTech thesis in SCILAB
 
Plexon Capabilities
Plexon CapabilitiesPlexon Capabilities
Plexon Capabilities
 
Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...
Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...
Illumina Nextera Rapid Capture_Biomek FXP Dual Arm Multi-96 and Span-8 Automa...
 
Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...
Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...
Ema best practices_for_utilizing_network_monitoring_switches_in_cisco_environ...
 
The XNAT imaging informatics platform
The XNAT imaging informatics platformThe XNAT imaging informatics platform
The XNAT imaging informatics platform
 
04+ECETEMT092-+WDT+APB+UVM.pdf
04+ECETEMT092-+WDT+APB+UVM.pdf04+ECETEMT092-+WDT+APB+UVM.pdf
04+ECETEMT092-+WDT+APB+UVM.pdf
 
Chapter 1 - introduction - parallel computing
Chapter  1 - introduction - parallel computingChapter  1 - introduction - parallel computing
Chapter 1 - introduction - parallel computing
 
chaos-monkey-increasing (1) (1)
chaos-monkey-increasing (1) (1)chaos-monkey-increasing (1) (1)
chaos-monkey-increasing (1) (1)
 
SAND: A Fault-Tolerant Streaming Architecture for Network Traffic Analytics
SAND: A Fault-Tolerant Streaming Architecture for Network Traffic AnalyticsSAND: A Fault-Tolerant Streaming Architecture for Network Traffic Analytics
SAND: A Fault-Tolerant Streaming Architecture for Network Traffic Analytics
 
Profile tulasi v1.1
Profile tulasi v1.1Profile tulasi v1.1
Profile tulasi v1.1
 
ATIPS - Advanced Technology Information Processing Systems
ATIPS  - Advanced Technology Information Processing SystemsATIPS  - Advanced Technology Information Processing Systems
ATIPS - Advanced Technology Information Processing Systems
 

Recently uploaded

Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..
MaherOthman7
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
Madan Karki
 
Final DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualFinal DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manual
BalamuruganV28
 

Recently uploaded (20)

BURGER ORDERING SYSYTEM PROJECT REPORT..pdf
BURGER ORDERING SYSYTEM PROJECT REPORT..pdfBURGER ORDERING SYSYTEM PROJECT REPORT..pdf
BURGER ORDERING SYSYTEM PROJECT REPORT..pdf
 
Multivibrator and its types defination and usges.pptx
Multivibrator and its types defination and usges.pptxMultivibrator and its types defination and usges.pptx
Multivibrator and its types defination and usges.pptx
 
Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..
 
15-Minute City: A Completely New Horizon
15-Minute City: A Completely New Horizon15-Minute City: A Completely New Horizon
15-Minute City: A Completely New Horizon
 
Piping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdfPiping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdf
 
How to Design and spec harmonic filter.pdf
How to Design and spec harmonic filter.pdfHow to Design and spec harmonic filter.pdf
How to Design and spec harmonic filter.pdf
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
 
Circuit Breaker arc phenomenon.pdf engineering
Circuit Breaker arc phenomenon.pdf engineeringCircuit Breaker arc phenomenon.pdf engineering
Circuit Breaker arc phenomenon.pdf engineering
 
Theory for How to calculation capacitor bank
Theory for How to calculation capacitor bankTheory for How to calculation capacitor bank
Theory for How to calculation capacitor bank
 
Introduction to Heat Exchangers: Principle, Types and Applications
Introduction to Heat Exchangers: Principle, Types and ApplicationsIntroduction to Heat Exchangers: Principle, Types and Applications
Introduction to Heat Exchangers: Principle, Types and Applications
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
 
Electrical shop management system project report.pdf
Electrical shop management system project report.pdfElectrical shop management system project report.pdf
Electrical shop management system project report.pdf
 
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
 
Intelligent Agents, A discovery on How A Rational Agent Acts
Intelligent Agents, A discovery on How A Rational Agent ActsIntelligent Agents, A discovery on How A Rational Agent Acts
Intelligent Agents, A discovery on How A Rational Agent Acts
 
Fabrication Of Automatic Star Delta Starter Using Relay And GSM Module By Utk...
Fabrication Of Automatic Star Delta Starter Using Relay And GSM Module By Utk...Fabrication Of Automatic Star Delta Starter Using Relay And GSM Module By Utk...
Fabrication Of Automatic Star Delta Starter Using Relay And GSM Module By Utk...
 
Insurance management system project report.pdf
Insurance management system project report.pdfInsurance management system project report.pdf
Insurance management system project report.pdf
 
BRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWING
BRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWINGBRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWING
BRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWING
 
E-Commerce Shopping using MERN Stack where different modules are present
E-Commerce Shopping using MERN Stack where different modules are presentE-Commerce Shopping using MERN Stack where different modules are present
E-Commerce Shopping using MERN Stack where different modules are present
 
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message QueuesLinux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
 
Final DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualFinal DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manual
 

Why fpga ma ma

Editor's Notes

  1. Hello everybod welcome back to our second presentation of MaMa. Today I’m glad to explain yo why we chosen Fpga for our project.
  2. Let me remind something about the context, explained in the previous presentation. We focus on control of a cell culture. A cell culture is a sequency of chamber which contain cells, a network of channels connect every chamber together, while valves control the fluid flow. This control should be very efficenct due to bring the correct volume of fluids in specific chambers to allow an optimal metabolism analysis, so the valves menagement require an high level of precision.
  3. Nowadays the microfluidic chip is controlled by software, supported with an embedded boards which have a low power processor and this open or close the valves, to reach a specific chamber. The metabolism analysis and every procedure do in order to mantain a safer environment for the cells, must be done in a fast and efficent way, however the processor has a low computational power and can’t do too many things together . Thus for these reasons is better to implement the controller on something which can guarantee an high performance. Moreover the protocol for the control of the chamber is the same for each, so the process has an evident possibility of paralellization. Therefore an hardware implementation seems the best solution.
  4. Procede to analyse the different hardware platform by three inficator First of all we have the CPU which has an high flexibility an affordable cost but whith low performance. On the other and the FPGA is quite expencive but earns in term of Flexibility and performance with an high standard for both. At the end the last solution analysed is the asic, it can guarantee the highest performance with a good cost although it can’t be used for different chip, because is necessery a rebuild of the hardware. At first our project must by flexible in order to guarantee the adaptability of different chip, so we exclude asic. In addition in case of an huge number of chamber, we need the same performance, hence we also keep out the CPU, which slow down the all process if the number of data became large. As a Result the FPGA is the best solution! Analizziamo quindi tre diverse piattaforme hardware in base a tre importanti indicatori. La cpu ha un costo medio, una performance mediamente bassa ma un’alta flessibilità. L’fpga, d’altro canto, sacrifica il costo per una buona performance e una grande flessibilità. l’asic, infine, ha una bassa flessibilità ma un costo adatto e una grande performance. Sappiamo ora che, per prima cosa, la nostra piattaforma deve poter essere riprogrammabile, senno non ci si potrebbe adattare a chip con diverso numero di camere. Scartiamo pertanto l’Asic. In secondo luogo, la cpu ha si molta flessibilità ma, dal momento che puntiamo ad una scalabilità molto alta, cioè ad un controllo simultaneo di più camere, potrebbe non essere sufficientemente potente dal punto di vista computazionale. Eliminiamo quindi la cpu. Resta la fpga, che vorremmo adottare come soluzione principale.
  5. Procede to analyse the different hardware platform by three inficator First of all we have the CPU which has an high flexibility an affordable cost but whith low performance. On the other and the FPGA is quite expencive but earns in term of Flexibility and performance with an high standard for both. At the end the last solution analysed is the asic, it can guarantee the highest performance with a good cost although it can’t be used for different chip, because is necessery a rebuild of the hardware. At first our project must by flexible in order to guarantee the adaptability of different chip, so we exclude asic. In addition in case of an huge number of chamber, we need the same performance, hence we also keep out the CPU, which slow down the all process if the number of data became large. As a Result the FPGA is the best solution! Analizziamo quindi tre diverse piattaforme hardware in base a tre importanti indicatori. La cpu ha un costo medio, una performance mediamente bassa ma un’alta flessibilità. L’fpga, d’altro canto, sacrifica il costo per una buona performance e una grande flessibilità. l’asic, infine, ha una bassa flessibilità ma un costo adatto e una grande performance. Sappiamo ora che, per prima cosa, la nostra piattaforma deve poter essere riprogrammabile, senno non ci si potrebbe adattare a chip con diverso numero di camere. Scartiamo pertanto l’Asic. In secondo luogo, la cpu ha si molta flessibilità ma, dal momento che puntiamo ad una scalabilità molto alta, cioè ad un controllo simultaneo di più camere, potrebbe non essere sufficientemente potente dal punto di vista computazionale. Eliminiamo quindi la cpu. Resta la fpga, che vorremmo adottare come soluzione principale.
  6. Procede to analyse the different hardware platform by three inficator First of all we have the CPU which has an high flexibility an affordable cost but whith low performance. On the other and the FPGA is quite expencive but earns in term of Flexibility and performance with an high standard for both. At the end the last solution analysed is the asic, it can guarantee the highest performance with a good cost although it can’t be used for different chip, because is necessery a rebuild of the hardware. At first our project must by flexible in order to guarantee the adaptability of different chip, so we exclude asic. In addition in case of an huge number of chamber, we need the same performance, hence we also keep out the CPU, which slow down the all process if the number of data became large. As a Result the FPGA is the best solution! Analizziamo quindi tre diverse piattaforme hardware in base a tre importanti indicatori. La cpu ha un costo medio, una performance mediamente bassa ma un’alta flessibilità. L’fpga, d’altro canto, sacrifica il costo per una buona performance e una grande flessibilità. l’asic, infine, ha una bassa flessibilità ma un costo adatto e una grande performance. Sappiamo ora che, per prima cosa, la nostra piattaforma deve poter essere riprogrammabile, senno non ci si potrebbe adattare a chip con diverso numero di camere. Scartiamo pertanto l’Asic. In secondo luogo, la cpu ha si molta flessibilità ma, dal momento che puntiamo ad una scalabilità molto alta, cioè ad un controllo simultaneo di più camere, potrebbe non essere sufficientemente potente dal punto di vista computazionale. Eliminiamo quindi la cpu. Resta la fpga, che vorremmo adottare come soluzione principale.
  7. Procede to analyse the different hardware platform by three inficator First of all we have the CPU which has an high flexibility an affordable cost but whith low performance. On the other and the FPGA is quite expencive but earns in term of Flexibility and performance with an high standard for both. At the end the last solution analysed is the asic, it can guarantee the highest performance with a good cost although it can’t be used for different chip, because is necessery a rebuild of the hardware. At first our project must by flexible in order to guarantee the adaptability of different chip, so we exclude asic. In addition in case of an huge number of chamber, we need the same performance, hence we also keep out the CPU, which slow down the all process if the number of data became large. As a Result the FPGA is the best solution! Analizziamo quindi tre diverse piattaforme hardware in base a tre importanti indicatori. La cpu ha un costo medio, una performance mediamente bassa ma un’alta flessibilità. L’fpga, d’altro canto, sacrifica il costo per una buona performance e una grande flessibilità. l’asic, infine, ha una bassa flessibilità ma un costo adatto e una grande performance. Sappiamo ora che, per prima cosa, la nostra piattaforma deve poter essere riprogrammabile, senno non ci si potrebbe adattare a chip con diverso numero di camere. Scartiamo pertanto l’Asic. In secondo luogo, la cpu ha si molta flessibilità ma, dal momento che puntiamo ad una scalabilità molto alta, cioè ad un controllo simultaneo di più camere, potrebbe non essere sufficientemente potente dal punto di vista computazionale. Eliminiamo quindi la cpu. Resta la fpga, che vorremmo adottare come soluzione principale.
  8. La scelta della piattaforma hardware non dovrebbe basarsi solo sul controllo delle valvole. Il nostro progetto è per il momento basato solo sul controllo delle valvole ma l’fpga ha anche altri vantaggi. Una vera analisi metabolica, infatti, la si realizza mediante tecniche di imaging molto sofisticate. La piattaforma che abbiamo indicato soddisfa anche questo requisito. Infatti, l’fpga permette una grande parallelizzazione ed è computazionalmente potente, realizza quindi un veloce processamento di immagine e, allo stesso tempo, un preciso controllo delle valvole. L’fpga, quindi, si conferma nuovamente come la soluzione migliore.
  9. Grazie per l’attenzione e , per informazioni aggiuntive, contattateci per mail o seguite le nostre pagine facebook, twitter e slideshare.