SlideShare a Scribd company logo
1 of 34
Download to read offline
A Coarse-Grained Reconfigurable
Wavelet Denoiser Exploiting the
Multi-Dataflow Composer ToolMulti-Dataflow Composer Tool
N. Carta, C. Sau, F. Palumbo, D. Pani and L. Raffo
DIEE - Dept. of Electrical and Electronic Engineering
University of Cagliari, Italy
October 8October 8--10, 201310, 2013
Cagliari, ItalyCagliari, Italy
Conference on Design and Architectures for Signal and Image ProcessingConference on Design and Architectures for Signal and Image Processing
Introduction
Some application-specific fields, such as the biomedical one, push
towards area- and power- effective VLSI implementation of digital
signal processing algorithms mainly for the development of
wearable or implantable devices.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
To this aim, the Multi-Dataflow Composer (MDC) tool, originally
conceived for image/video processing, can be exploited in other
domains leading to optimal hardware implementations.
The MDC-based hardware platforms are flexible, fitting to
parametric solutions adjustable at runtime, according to the
characteristics of the signal of interest.
Research goals
Exploit strategies of resources reusability through
reconfiguration to provide area and power minimization.
Demonstrate the potential orthogonality of the MDC approach
with respect to the Reconfigurable Video Domain (RVC)
domain.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Test the proposed approach on a runtime reconfigurable
Wavelet Denoiser, targeted for biomedical applications,
prototyped onto an FPGA Development Board.
Evaluate benefits in terms of area and power in comparison to
traditional solutions and verify the system functionality using
simulated datasets of neural signals.
AA BB CCA B C
AA BB CCA B C
AA BB CCA B C
Multi-Kernel Datapath Generation
A B C
A
E C
D
Single
Application
Dataflows
SADs
Network Language (NL)
Descriptions
SAD 2SAD 1
HDL Components library, the
Functional Units (FUs) implementing
the actors:
• IEEE 754-1985 compliant
arithmetic modules;
• control flow modules.
All the FUs obey to the same FIFO-
based communication protocol.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Platform
Composer
Multi-Dataflow
CAL Composer
(MDCC)
A
D
CSbox
Sbox
B
E
Directed
Flow Graph
(DFG)
MDC FRONT-END
MDC
BACK-END
a Coarse-Grained
Reconfigurable
Hardware Platform
with the minimum
number of FUs
Global Kernel
Multi-Dataflow
Composer (MDC) tool
Use Case: Wavelet Denoising (WD)
WD aims at removing the background noise corrupting the signal
of interest, especially when it can be modeled as a Gaussian-
distributed random noise.
Translation Invariant solution: à-trous algorithm implementation.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
The number of Decomposition/Recomposition levels depends on
the chosen input frequency and on the spectral characteristics of
both noise and signal of interest.
Use Case: Wavelet Denoising (WD)
WD aims at removing the background noise corrupting the signal
of interest, especially when it can be modeled as a Gaussian-
distributed random noise.
Translation Invariant solution: à-trous algorithm implementation.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
A pair of quadrature
mirror Finite Impulse
Response (FIR) filters at
each level
Use Case: Wavelet Denoising (WD)
WD aims at removing the background noise corrupting the signal
of interest, especially when it can be modeled as a Gaussian-
distributed random noise.
Translation Invariant solution: à-trous algorithm implementation.
Approximation Signal
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Approximation Signal
Detail Signal
Use Case: Wavelet Denoising (WD)
WD aims at removing the background noise corrupting the signal
of interest, especially when it can be modeled as a Gaussian-
distributed random noise.
Translation Invariant solution: à-trous algorithm implementation.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Registers to balance the
delay of each path of
the trellis
Use Case: Wavelet Denoising (WD)
WD aims at removing the background noise corrupting the signal
of interest, especially when it can be modeled as a Gaussian-
distributed random noise.
Translation Invariant solution: à-trous algorithm implementation.
Band-Pass solution
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
WD: thresholding phase
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
To minimize the hardware resources, an hard thresholding has been
implemented: only samples with values greater than θ are passed whereas
the others are cleared to zero.
θ can coincide with a scaled version of the standard deviation σn of the
additive noise source, computed iteratively analysing consecutive
windows of b_len detail samples.


4
1
2,2
1_*4
1
9.3
n
n jj s
lenb
SCth   

lenb
k
j
n
kds j
_
0
2
2,
Computing Kernels
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Considering an input sampling frequency of 12kHz, 4 levels of
decomposition/recomposition and removing the approximation
signal at the 4th level, the denoised signal has a bandwidth
between 375Hz and 6kHz.
Different computational kernels can be identified for the MDC
tool. They should present commonalities at the actor level,
enabling reuse of common hardware FUs.
Computing Kernels
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
dec kernel
Computing Kernels
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
rec kernel
Computing Kernels
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
thr kernel
To evaluate the MDC-based wavelet denoiser functionality, a
processor-coprocessor system has been designed and
implemented on a Xilinx FPGA Spartan-3E 1600 Development
Board.
Test Environment
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
For every new input buffer frame of b_len samples:
Use-Case Execution Trace
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
For every new input buffer frame of b_len samples:
Use-Case Execution Trace
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
For every new input buffer frame of b_len samples:
Use-Case Execution Trace
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Coprocessor Parameter Set
The implemented coprocessor is highly parametric. The designer can
choose at runtime:
the number N of levels used in decomposition/recomposition;
the number and the values of the coefficients used for the FIR
filters;
the possibility of removing the last approximation signal to
obtain a band-pass filtering;
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
obtain a band-pass filtering;
the threshold values for the details at each decomposition level;
the b_len number of samples for each input frame (allowable
maximum: 512).
The input signal can be applied in input to the testing environment
through an UDP communication via Ethernet between the FPGA and
the host PC.
Experimental results: Test Data
The performance of the reconfigurable Wavelet Denoiser has been
assessed using public available datasets of simulated neural signals,
constructed starting from a database of real physiological spikes.
The background noise overlapped to the significant signal is obtained
considering spikes of different neuronal cells at random times and
amplitudes.
Sampling Frequency: 12kHz Useful Bandwidth: 300Hz – 3kHz
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
0 0.05 0.1 0.15 0.2 0.25 0.3
-1.5
-1
-0.5
0
0.5
1
1.5
Time [sec]
Amplitude[V]
0 0.05 0.1 0.15 0.2 0.25 0.3
-1.5
-1
-0.5
0
0.5
1
1.5
Time [sec]
Amplitude[V]
Background noise: 0.1 Background noise: 0.3
Parameters set-up
Wavelet Denoiser parameters defined at runtime:
N = 4 of decomposition/recomposition levels;
the removal of the approximation signal at the 4th
decomposition level determining an output frequency
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
decomposition level determining an output frequency
bandwidth in the range of [375Hz-3kHz].
b_len = 500 samples as length of each input buffer frame;
the Haar/ Daubechies 2 families as mother wavelets.
0.16 0.18 0.2 0.22 0.24 0.26 0.28
-1
-0.5
0
0.5
1
DenoisingInput[V]
Accuracy: low level noise and
Haar as mother wavelet
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
0.16 0.18 0.2 0.22 0.24 0.26 0.28
Time [sec]
0.16 0.18 0.2 0.22 0.24 0.26 0.28
-1
-0.5
0
0.5
1
Time [sec]
DenoisingOutput[V]
Accuracy: high level noise and
Haar as mother wavelet
0.16 0.18 0.2 0.22 0.24 0.26 0.28
-1
-0.5
0
0.5
1
DenoisingInput[V]
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
0.16 0.18 0.2 0.22 0.24 0.26 0.28
Time [sec]
0.16 0.18 0.2 0.22 0.24 0.26 0.28
-0.5
0
0.5
1
Time [sec]
DenoisingOutput[V]
Accuracy: low level noise and
Daubechies 2 as mother wavelet
0.16 0.18 0.2 0.22 0.24 0.26 0.28
-1
-0.5
0
0.5
1
DenoisingInput[V]
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
0.16 0.18 0.2 0.22 0.24 0.26 0.28
Time [sec]
0.16 0.18 0.2 0.22 0.24 0.26 0.28
-2
-1
0
1
Time [sec]
DenoisingOutput[V]
Area occupancy and Power Consumption
The datapath of the reconfigurable filter has been synthesized in
order to evaluate the effectiveness of our approach in terms of area
and power saving.
We compared the Global Kernel assembled by the MDC tool with:
the datapath obtained by the 3 identified kernels without any
resource sharing among them (Static Global Kernel);
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
resource sharing among them (Static Global Kernel);
the Cascaded Kernel implementing the wavelet denoising as a
fully-parallel solution without sharing actors among the
various decomposition/recomposition levels.
Results for the Cascaded Kernel only represent an estimation taking
into account the number of required FIR filters and the hardware
resources correspondent to the various modules of the HDL
components library.
Synthesis Results for Multiplier and Adder FUs
“Multiplier” and “Adder” FUs determine the largest contribution in
terms of area and power consumption.
Implementation adders multipliers
MDC Global Kernel 3 2
Static Global Kernel 6 4
Cascaded WD 20 32
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Cascaded WD 20 32
FPGA and ASIC (using Cadence RTL Compiler targeting a 90nm CMOS
library) synthesis results for the relevant FUs:
FU FPGA ASIC
Slices Flip Flops MULT18x18s Area
[µm2]
Power
[mW]
Frequency
[MHz]
adder 341 116 0 8644 1,679 555,56
multiplier 138 131 11 113497 2,031 357,14
FPGA synthesis using the Xilinx FPGA Spartan-3E 1600 as target:
FPGA synthesis results
Implementation Slices [%] Flip Flops [%] MULT18x18s [%]
MDC Global Kernel 14 5 22
Static Global Kernel 22 8 44
Cascaded WD 76 22 356
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Cascaded WD 76 22 356
The MDC Global Kernel is able to achieve 36% of saving in terms
of slices compared to Static Global Kernel and 82% compared to
the Cascaded WD solution.
Considering the Xilinx multiplier primitives, the resource saving
percentage is 50% and 97% respectively.
- 40% 100
150
Power[mW]
ASIC synthesis results
600000
800000
Area[µm2]
- 86%
- 40%
- 90%
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
0
50
Power[mW]
0
200000
400000
Area[µm
MDC Global Kernel Static Global Kernel Cascaded WD
Results evaluation
Provided that:
in the MDC Global Kernel case, the same resources are
reused at each level;
in the Cascaded Kernel case, the number of required
resources is linearly proportional to the number of levels;
the more will be the depth of the denoiser the larger will be the
benefits of adopting the MDC-based approach.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
benefits of adopting the MDC-based approach.
Strict temporal constraints would make impossible the minimization
of hardware resources within kernels. In those cases, a compromise
design choice must be done to balance resource saving and
processing capacity.
In other cases different kernel models, for example exploiting
pipelining solutions, would be beneficial.
Conclusions
In this paper, the implementation of a Wavelet Denoiser allows to
demonstrate that:
the applicability of the MDC tool on a completely different
application field compared to the original one it was
conceived for;
a non-static implementation of a denoiser is possible
leveraging a coarse-grained reconfigurable hardware
design platform.
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
leveraging a coarse-grained reconfigurable hardware
design platform.
System correctness and accuracy have been properly verified using a
processor-coprocessor test environment and simulated neural signals
as input data, varying the values assigned to the various parameters.
The MDC-based solution is capable of an on-line processing of the
incoming samples maximizing the resources reuse and determining
area and power minimization.
Acknowledgement
The research leading to these results has received funding from the
Region of Sardinia, Fundamental Research Programme, L.R. 7/2007
“Promotion of the scientific research and technological innovation in
Sardinia” under grant agreement CRP-18324 RPCT Project (Y. 2010) and
CRP-60544 ELoRA Project (Y. 2012). Carlo Sau gratefully acknowledges
Sardinia Regional Government for the financial support of his PhD
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
Sardinia Regional Government for the financial support of his PhD
scholarship (P.O.R. Sardegna F.S.E. Operational Programme of the
Autonomous Region of Sardinia, European Social Fund 2007-2013 - Axis
IV Human Resources, Objective l.3, Line of Activity l.3.1).
A Coarse-Grained Reconfigurable
Wavelet Denoiser Exploiting the
Multi-Dataflow Composer ToolMulti-Dataflow Composer Tool
N. Carta, C. Sau, F. Palumbo, D. Pani and L. Raffo
DIEE - Dept. of Electrical and Electronic Engineering
University of Cagliari, Italy
Read full article
IEEE Xplore Digital Library
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6661532
RPCT Project Website:
http://sites.unica.it/rpct/references/
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
http://sites.unica.it/rpct/references/
Reference: BibTex
@INPROCEEDINGS{Carta_DASIP_2013,
author={N. Carta and C. Sau and F. Palumbo and D. Pani and L. Raffo},
booktitle={Design and Architectures for Signal and Image Processing
(DASIP), 2013 Conference on},
title={A coarse-grained reconfigurable wavelet denoiser exploiting the
Multi-Dataflow Composer tool},
year={2013},
Nicola CartaNicola Carta etet al.al.
A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
year={2013},
pages={141-148}, }

More Related Content

What's hot

Tap Lenh Ho 8051
Tap Lenh Ho 8051Tap Lenh Ho 8051
Tap Lenh Ho 8051kakaruchi
 
MajorProjects16-2
MajorProjects16-2MajorProjects16-2
MajorProjects16-2Gromit Park
 
CC-4005, Performance analysis of 3D Finite Difference computational stencils ...
CC-4005, Performance analysis of 3D Finite Difference computational stencils ...CC-4005, Performance analysis of 3D Finite Difference computational stencils ...
CC-4005, Performance analysis of 3D Finite Difference computational stencils ...AMD Developer Central
 
Protocol Aware Ate Semi Submitted
Protocol Aware Ate Semi SubmittedProtocol Aware Ate Semi Submitted
Protocol Aware Ate Semi SubmittedEric Larson
 
K3 Power Point
K3 Power PointK3 Power Point
K3 Power PointSil
 
2011_12_4K research in PSNC
2011_12_4K research in PSNC2011_12_4K research in PSNC
2011_12_4K research in PSNCmglowiak
 
Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...Subhadeep Chakraborty
 
TCP over low-power and lossy networks: tuning the segment size to minimize en...
TCP over low-power and lossy networks: tuning the segment size to minimize en...TCP over low-power and lossy networks: tuning the segment size to minimize en...
TCP over low-power and lossy networks: tuning the segment size to minimize en...Ahmed Ayadi
 
November RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATE
November RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATENovember RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATE
November RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATEDale Finley
 
Microcontroller Instruction Set
Microcontroller Instruction SetMicrocontroller Instruction Set
Microcontroller Instruction SetRuderocker Billy
 

What's hot (20)

Tap Lenh Ho 8051
Tap Lenh Ho 8051Tap Lenh Ho 8051
Tap Lenh Ho 8051
 
MajorProjects16-2
MajorProjects16-2MajorProjects16-2
MajorProjects16-2
 
CC-4005, Performance analysis of 3D Finite Difference computational stencils ...
CC-4005, Performance analysis of 3D Finite Difference computational stencils ...CC-4005, Performance analysis of 3D Finite Difference computational stencils ...
CC-4005, Performance analysis of 3D Finite Difference computational stencils ...
 
HDTV Chip From NXP (PNX85500)
HDTV Chip From NXP (PNX85500)HDTV Chip From NXP (PNX85500)
HDTV Chip From NXP (PNX85500)
 
Protocol Aware Ate Semi Submitted
Protocol Aware Ate Semi SubmittedProtocol Aware Ate Semi Submitted
Protocol Aware Ate Semi Submitted
 
L06_Link2.ppt
L06_Link2.pptL06_Link2.ppt
L06_Link2.ppt
 
K3 Power Point
K3 Power PointK3 Power Point
K3 Power Point
 
Telemetry systems
Telemetry systemsTelemetry systems
Telemetry systems
 
2011_12_4K research in PSNC
2011_12_4K research in PSNC2011_12_4K research in PSNC
2011_12_4K research in PSNC
 
72
7272
72
 
43 131-1-pb
43 131-1-pb43 131-1-pb
43 131-1-pb
 
Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...Design and realization of iir digital band stop filter using modified analog ...
Design and realization of iir digital band stop filter using modified analog ...
 
TCP over low-power and lossy networks: tuning the segment size to minimize en...
TCP over low-power and lossy networks: tuning the segment size to minimize en...TCP over low-power and lossy networks: tuning the segment size to minimize en...
TCP over low-power and lossy networks: tuning the segment size to minimize en...
 
DIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGA
DIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGADIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGA
DIGITAL COMPRESSING OF A BPCM SIGNAL ACCORDING TO BARKER CODE USING FPGA
 
November RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATE
November RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATENovember RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATE
November RaspberryPiBASICSPresentationSLIGHTLYOUTOFDATE
 
ICRA Nathan Piasco
ICRA Nathan PiascoICRA Nathan Piasco
ICRA Nathan Piasco
 
Instrucciones 8951
Instrucciones 8951Instrucciones 8951
Instrucciones 8951
 
Microcontroller Instruction Set
Microcontroller Instruction SetMicrocontroller Instruction Set
Microcontroller Instruction Set
 
241 250
241 250241 250
241 250
 
Gg2612711275
Gg2612711275Gg2612711275
Gg2612711275
 

Viewers also liked

A Review of the Split Bregman Method for L1 Regularized Problems
A Review of the Split Bregman Method for L1 Regularized ProblemsA Review of the Split Bregman Method for L1 Regularized Problems
A Review of the Split Bregman Method for L1 Regularized ProblemsPardis N
 
Good denoising using wavelets
Good denoising using waveletsGood denoising using wavelets
Good denoising using waveletsbeenamohan
 
Image Denoising Using Wavelet
Image Denoising Using WaveletImage Denoising Using Wavelet
Image Denoising Using WaveletAsim Qureshi
 
Image pre processing-restoration
Image pre processing-restorationImage pre processing-restoration
Image pre processing-restorationAshish Kumar
 
Speckle noise reduction from medical ultrasound images using wavelet thresh
Speckle noise reduction from medical ultrasound images using wavelet threshSpeckle noise reduction from medical ultrasound images using wavelet thresh
Speckle noise reduction from medical ultrasound images using wavelet threshIAEME Publication
 

Viewers also liked (6)

A Review of the Split Bregman Method for L1 Regularized Problems
A Review of the Split Bregman Method for L1 Regularized ProblemsA Review of the Split Bregman Method for L1 Regularized Problems
A Review of the Split Bregman Method for L1 Regularized Problems
 
Good denoising using wavelets
Good denoising using waveletsGood denoising using wavelets
Good denoising using wavelets
 
Image denoising
Image denoisingImage denoising
Image denoising
 
Image Denoising Using Wavelet
Image Denoising Using WaveletImage Denoising Using Wavelet
Image Denoising Using Wavelet
 
Image pre processing-restoration
Image pre processing-restorationImage pre processing-restoration
Image pre processing-restoration
 
Speckle noise reduction from medical ultrasound images using wavelet thresh
Speckle noise reduction from medical ultrasound images using wavelet threshSpeckle noise reduction from medical ultrasound images using wavelet thresh
Speckle noise reduction from medical ultrasound images using wavelet thresh
 

Similar to A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflow Composer Tool

Adam_Mcconnell_Revision3
Adam_Mcconnell_Revision3Adam_Mcconnell_Revision3
Adam_Mcconnell_Revision3Adam McConnell
 
Nt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmNt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmAngie Lee
 
Types Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected GranuleTypes Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected GranuleLeslie Lee
 
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...IOSR Journals
 
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...IOSR Journals
 
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...Design and Implementation of Low Power High Speed Symmetric Decoder Structure...
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...Dr. Amarjeet Singh
 
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Sucharita Saha
 
Embedded computer system
Embedded computer systemEmbedded computer system
Embedded computer systemGovind Kaintura
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)IJERD Editor
 
IRJET- A Digital Down Converter on Zynq SoC
IRJET-  	  A Digital Down Converter on Zynq SoCIRJET-  	  A Digital Down Converter on Zynq SoC
IRJET- A Digital Down Converter on Zynq SoCIRJET Journal
 
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...Roberto Uribeetxeberria
 
GNU Radio based Real Time Data Transmission and Reception
GNU Radio based Real Time Data Transmission and ReceptionGNU Radio based Real Time Data Transmission and Reception
GNU Radio based Real Time Data Transmission and ReceptionIRJET Journal
 
A Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down ConvertersA Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down ConvertersEditor IJMTER
 
Imaging automotive 2015 addfor v002
Imaging automotive 2015   addfor v002Imaging automotive 2015   addfor v002
Imaging automotive 2015 addfor v002Enrico Busto
 
Imaging automotive 2015 addfor v002
Imaging automotive 2015   addfor v002Imaging automotive 2015   addfor v002
Imaging automotive 2015 addfor v002Enrico Busto
 

Similar to A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflow Composer Tool (20)

cbs_sips2005
cbs_sips2005cbs_sips2005
cbs_sips2005
 
Adam_Mcconnell_Revision3
Adam_Mcconnell_Revision3Adam_Mcconnell_Revision3
Adam_Mcconnell_Revision3
 
Nt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmNt1310 Unit 5 Algorithm
Nt1310 Unit 5 Algorithm
 
Types Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected GranuleTypes Of Window Being Used For The Selected Granule
Types Of Window Being Used For The Selected Granule
 
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
 
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
Design of Adjustable Reconfigurable Wireless Single Core CORDIC based Rake Re...
 
chameleon chip
chameleon chipchameleon chip
chameleon chip
 
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...Design and Implementation of Low Power High Speed Symmetric Decoder Structure...
Design and Implementation of Low Power High Speed Symmetric Decoder Structure...
 
Jg3515961599
Jg3515961599Jg3515961599
Jg3515961599
 
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
 
Embedded computer system
Embedded computer systemEmbedded computer system
Embedded computer system
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
 
0507036
05070360507036
0507036
 
IRJET- A Digital Down Converter on Zynq SoC
IRJET-  	  A Digital Down Converter on Zynq SoCIRJET-  	  A Digital Down Converter on Zynq SoC
IRJET- A Digital Down Converter on Zynq SoC
 
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
 
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...Small form factor cognitive radio implemented via fpga partial reconfiguratio...
Small form factor cognitive radio implemented via fpga partial reconfiguratio...
 
GNU Radio based Real Time Data Transmission and Reception
GNU Radio based Real Time Data Transmission and ReceptionGNU Radio based Real Time Data Transmission and Reception
GNU Radio based Real Time Data Transmission and Reception
 
A Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down ConvertersA Simulation of Wideband CDMA System on Digital Up/Down Converters
A Simulation of Wideband CDMA System on Digital Up/Down Converters
 
Imaging automotive 2015 addfor v002
Imaging automotive 2015   addfor v002Imaging automotive 2015   addfor v002
Imaging automotive 2015 addfor v002
 
Imaging automotive 2015 addfor v002
Imaging automotive 2015   addfor v002Imaging automotive 2015   addfor v002
Imaging automotive 2015 addfor v002
 

More from MDC_UNICA

RVC: A Multi-Decoder CAL Composer Tool
RVC: A Multi-Decoder CAL Composer ToolRVC: A Multi-Decoder CAL Composer Tool
RVC: A Multi-Decoder CAL Composer ToolMDC_UNICA
 
The Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform Composer
The Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform ComposerThe Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform Composer
The Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform ComposerMDC_UNICA
 
DSE and Profiling of Multi-Context Coarse-Grained Reconfigurable Systems
DSE and Profiling of Multi-Context Coarse-Grained Reconfigurable SystemsDSE and Profiling of Multi-Context Coarse-Grained Reconfigurable Systems
DSE and Profiling of Multi-Context Coarse-Grained Reconfigurable SystemsMDC_UNICA
 
Automatic Generation of Dataflow-Based Reconfigurable Co-processing Units
Automatic Generation of Dataflow-Based Reconfigurable Co-processing UnitsAutomatic Generation of Dataflow-Based Reconfigurable Co-processing Units
Automatic Generation of Dataflow-Based Reconfigurable Co-processing UnitsMDC_UNICA
 
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...MDC_UNICA
 
Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...
Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...
Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...MDC_UNICA
 
Automated Power Gating Methodology for Dataflow-Based Reconfigurable Systems
Automated Power Gating Methodology for Dataflow-Based Reconfigurable SystemsAutomated Power Gating Methodology for Dataflow-Based Reconfigurable Systems
Automated Power Gating Methodology for Dataflow-Based Reconfigurable SystemsMDC_UNICA
 
Reconfigurable Coprocessors Synthesis in the MPEG-RVC Domain
Reconfigurable Coprocessors Synthesis in the MPEG-RVC DomainReconfigurable Coprocessors Synthesis in the MPEG-RVC Domain
Reconfigurable Coprocessors Synthesis in the MPEG-RVC DomainMDC_UNICA
 
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable Systems
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable SystemsPower Modelling for Saving Strategies in Coarse Grained Reconfigurable Systems
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable SystemsMDC_UNICA
 
Adaptable AES Implementation with Power-Gating Support
Adaptable AES Implementation with Power-Gating SupportAdaptable AES Implementation with Power-Gating Support
Adaptable AES Implementation with Power-Gating SupportMDC_UNICA
 
Power and Clock Gating Modelling in Coarse Grained Reconfigurable Systems
Power and Clock Gating Modelling in Coarse Grained Reconfigurable SystemsPower and Clock Gating Modelling in Coarse Grained Reconfigurable Systems
Power and Clock Gating Modelling in Coarse Grained Reconfigurable SystemsMDC_UNICA
 
Reconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool ProjectReconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool ProjectMDC_UNICA
 

More from MDC_UNICA (12)

RVC: A Multi-Decoder CAL Composer Tool
RVC: A Multi-Decoder CAL Composer ToolRVC: A Multi-Decoder CAL Composer Tool
RVC: A Multi-Decoder CAL Composer Tool
 
The Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform Composer
The Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform ComposerThe Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform Composer
The Multi-Dataflow Composer Tool: a Runtime Reconfigurable HDL Platform Composer
 
DSE and Profiling of Multi-Context Coarse-Grained Reconfigurable Systems
DSE and Profiling of Multi-Context Coarse-Grained Reconfigurable SystemsDSE and Profiling of Multi-Context Coarse-Grained Reconfigurable Systems
DSE and Profiling of Multi-Context Coarse-Grained Reconfigurable Systems
 
Automatic Generation of Dataflow-Based Reconfigurable Co-processing Units
Automatic Generation of Dataflow-Based Reconfigurable Co-processing UnitsAutomatic Generation of Dataflow-Based Reconfigurable Co-processing Units
Automatic Generation of Dataflow-Based Reconfigurable Co-processing Units
 
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL...
 
Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...
Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...
Power-Awarness in Coarse-Grained Reconfigurable Designs: a Dataflow Based Str...
 
Automated Power Gating Methodology for Dataflow-Based Reconfigurable Systems
Automated Power Gating Methodology for Dataflow-Based Reconfigurable SystemsAutomated Power Gating Methodology for Dataflow-Based Reconfigurable Systems
Automated Power Gating Methodology for Dataflow-Based Reconfigurable Systems
 
Reconfigurable Coprocessors Synthesis in the MPEG-RVC Domain
Reconfigurable Coprocessors Synthesis in the MPEG-RVC DomainReconfigurable Coprocessors Synthesis in the MPEG-RVC Domain
Reconfigurable Coprocessors Synthesis in the MPEG-RVC Domain
 
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable Systems
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable SystemsPower Modelling for Saving Strategies in Coarse Grained Reconfigurable Systems
Power Modelling for Saving Strategies in Coarse Grained Reconfigurable Systems
 
Adaptable AES Implementation with Power-Gating Support
Adaptable AES Implementation with Power-Gating SupportAdaptable AES Implementation with Power-Gating Support
Adaptable AES Implementation with Power-Gating Support
 
Power and Clock Gating Modelling in Coarse Grained Reconfigurable Systems
Power and Clock Gating Modelling in Coarse Grained Reconfigurable SystemsPower and Clock Gating Modelling in Coarse Grained Reconfigurable Systems
Power and Clock Gating Modelling in Coarse Grained Reconfigurable Systems
 
Reconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool ProjectReconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool Project
 

Recently uploaded

(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escortsranjana rawat
 
9004554577, Get Adorable Call Girls service. Book call girls & escort service...
9004554577, Get Adorable Call Girls service. Book call girls & escort service...9004554577, Get Adorable Call Girls service. Book call girls & escort service...
9004554577, Get Adorable Call Girls service. Book call girls & escort service...Pooja Nehwal
 
Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...
Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...
Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...Pooja Nehwal
 
VIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service Saharanpur
VIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service SaharanpurVIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service Saharanpur
VIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service SaharanpurSuhani Kapoor
 
如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一
如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一
如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一ga6c6bdl
 
《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...
《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...
《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...ur8mqw8e
 
High Profile Call Girls In Andheri 7738631006 Call girls in mumbai Mumbai ...
High Profile Call Girls In Andheri 7738631006 Call girls in mumbai  Mumbai ...High Profile Call Girls In Andheri 7738631006 Call girls in mumbai  Mumbai ...
High Profile Call Girls In Andheri 7738631006 Call girls in mumbai Mumbai ...Pooja Nehwal
 
Russian Call Girls Kolkata Chhaya 🤌 8250192130 🚀 Vip Call Girls Kolkata
Russian Call Girls Kolkata Chhaya 🤌  8250192130 🚀 Vip Call Girls KolkataRussian Call Girls Kolkata Chhaya 🤌  8250192130 🚀 Vip Call Girls Kolkata
Russian Call Girls Kolkata Chhaya 🤌 8250192130 🚀 Vip Call Girls Kolkataanamikaraghav4
 
如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查
如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查
如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查awo24iot
 
Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...
Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...
Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...anilsa9823
 
定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一
定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一
定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一zul5vf0pq
 
(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service
(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service
(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Serviceranjana rawat
 
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝soniya singh
 
哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样
哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样
哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样qaffana
 
Call Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur Escortsranjana rawat
 
WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service - Bandra F...
WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service -  Bandra F...WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service -  Bandra F...
WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service - Bandra F...Pooja Nehwal
 
9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...
9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...
9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...Pooja Nehwal
 
Thane Escorts, (Pooja 09892124323), Thane Call Girls
Thane Escorts, (Pooja 09892124323), Thane Call GirlsThane Escorts, (Pooja 09892124323), Thane Call Girls
Thane Escorts, (Pooja 09892124323), Thane Call GirlsPooja Nehwal
 

Recently uploaded (20)

(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(PARI) Alandi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
 
9004554577, Get Adorable Call Girls service. Book call girls & escort service...
9004554577, Get Adorable Call Girls service. Book call girls & escort service...9004554577, Get Adorable Call Girls service. Book call girls & escort service...
9004554577, Get Adorable Call Girls service. Book call girls & escort service...
 
Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...
Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...
Call Girls in Thane 9892124323, Vashi cAll girls Serivces Juhu Escorts, powai...
 
VIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service Saharanpur
VIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service SaharanpurVIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service Saharanpur
VIP Call Girl Saharanpur Aashi 8250192130 Independent Escort Service Saharanpur
 
如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一
如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一
如何办理(NUS毕业证书)新加坡国立大学毕业证成绩单留信学历认证原版一比一
 
《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...
《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...
《伯明翰城市大学毕业证成绩单购买》学历证书学位证书区别《复刻原版1:1伯明翰城市大学毕业证书|修改BCU成绩单PDF版》Q微信741003700《BCU学...
 
High Profile Call Girls In Andheri 7738631006 Call girls in mumbai Mumbai ...
High Profile Call Girls In Andheri 7738631006 Call girls in mumbai  Mumbai ...High Profile Call Girls In Andheri 7738631006 Call girls in mumbai  Mumbai ...
High Profile Call Girls In Andheri 7738631006 Call girls in mumbai Mumbai ...
 
Low rate Call girls in Delhi Justdial | 9953330565
Low rate Call girls in Delhi Justdial | 9953330565Low rate Call girls in Delhi Justdial | 9953330565
Low rate Call girls in Delhi Justdial | 9953330565
 
Russian Call Girls Kolkata Chhaya 🤌 8250192130 🚀 Vip Call Girls Kolkata
Russian Call Girls Kolkata Chhaya 🤌  8250192130 🚀 Vip Call Girls KolkataRussian Call Girls Kolkata Chhaya 🤌  8250192130 🚀 Vip Call Girls Kolkata
Russian Call Girls Kolkata Chhaya 🤌 8250192130 🚀 Vip Call Girls Kolkata
 
如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查
如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查
如何办理(Adelaide毕业证)阿德莱德大学毕业证成绩单Adelaide学历认证真实可查
 
Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...
Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...
Lucknow 💋 Call Girls Adil Nagar | ₹,9500 Pay Cash 8923113531 Free Home Delive...
 
定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一
定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一
定制加拿大滑铁卢大学毕业证(Waterloo毕业证书)成绩单(文凭)原版一比一
 
(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service
(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service
(SANA) Call Girls Landewadi ( 7001035870 ) HI-Fi Pune Escorts Service
 
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
 
哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样
哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样
哪里办理美国宾夕法尼亚州立大学毕业证(本硕)psu成绩单原版一模一样
 
Call Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Bhavna Call 7001035870 Meet With Nagpur Escorts
 
WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service - Bandra F...
WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service -  Bandra F...WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service -  Bandra F...
WhatsApp 9892124323 ✓Call Girls In Khar ( Mumbai ) secure service - Bandra F...
 
9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...
9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...
9892124323 Pooja Nehwal Call Girls Services Call Girls service in Santacruz A...
 
young call girls in Sainik Farm 🔝 9953056974 🔝 Delhi escort Service
young call girls in Sainik Farm 🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Sainik Farm 🔝 9953056974 🔝 Delhi escort Service
young call girls in Sainik Farm 🔝 9953056974 🔝 Delhi escort Service
 
Thane Escorts, (Pooja 09892124323), Thane Call Girls
Thane Escorts, (Pooja 09892124323), Thane Call GirlsThane Escorts, (Pooja 09892124323), Thane Call Girls
Thane Escorts, (Pooja 09892124323), Thane Call Girls
 

A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflow Composer Tool

  • 1. A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflow Composer ToolMulti-Dataflow Composer Tool N. Carta, C. Sau, F. Palumbo, D. Pani and L. Raffo DIEE - Dept. of Electrical and Electronic Engineering University of Cagliari, Italy October 8October 8--10, 201310, 2013 Cagliari, ItalyCagliari, Italy Conference on Design and Architectures for Signal and Image ProcessingConference on Design and Architectures for Signal and Image Processing
  • 2. Introduction Some application-specific fields, such as the biomedical one, push towards area- and power- effective VLSI implementation of digital signal processing algorithms mainly for the development of wearable or implantable devices. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool To this aim, the Multi-Dataflow Composer (MDC) tool, originally conceived for image/video processing, can be exploited in other domains leading to optimal hardware implementations. The MDC-based hardware platforms are flexible, fitting to parametric solutions adjustable at runtime, according to the characteristics of the signal of interest.
  • 3. Research goals Exploit strategies of resources reusability through reconfiguration to provide area and power minimization. Demonstrate the potential orthogonality of the MDC approach with respect to the Reconfigurable Video Domain (RVC) domain. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Test the proposed approach on a runtime reconfigurable Wavelet Denoiser, targeted for biomedical applications, prototyped onto an FPGA Development Board. Evaluate benefits in terms of area and power in comparison to traditional solutions and verify the system functionality using simulated datasets of neural signals.
  • 4. AA BB CCA B C AA BB CCA B C AA BB CCA B C Multi-Kernel Datapath Generation A B C A E C D Single Application Dataflows SADs Network Language (NL) Descriptions SAD 2SAD 1 HDL Components library, the Functional Units (FUs) implementing the actors: • IEEE 754-1985 compliant arithmetic modules; • control flow modules. All the FUs obey to the same FIFO- based communication protocol. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Platform Composer Multi-Dataflow CAL Composer (MDCC) A D CSbox Sbox B E Directed Flow Graph (DFG) MDC FRONT-END MDC BACK-END a Coarse-Grained Reconfigurable Hardware Platform with the minimum number of FUs Global Kernel Multi-Dataflow Composer (MDC) tool
  • 5. Use Case: Wavelet Denoising (WD) WD aims at removing the background noise corrupting the signal of interest, especially when it can be modeled as a Gaussian- distributed random noise. Translation Invariant solution: à-trous algorithm implementation. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool The number of Decomposition/Recomposition levels depends on the chosen input frequency and on the spectral characteristics of both noise and signal of interest.
  • 6. Use Case: Wavelet Denoising (WD) WD aims at removing the background noise corrupting the signal of interest, especially when it can be modeled as a Gaussian- distributed random noise. Translation Invariant solution: à-trous algorithm implementation. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool A pair of quadrature mirror Finite Impulse Response (FIR) filters at each level
  • 7. Use Case: Wavelet Denoising (WD) WD aims at removing the background noise corrupting the signal of interest, especially when it can be modeled as a Gaussian- distributed random noise. Translation Invariant solution: à-trous algorithm implementation. Approximation Signal Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Approximation Signal Detail Signal
  • 8. Use Case: Wavelet Denoising (WD) WD aims at removing the background noise corrupting the signal of interest, especially when it can be modeled as a Gaussian- distributed random noise. Translation Invariant solution: à-trous algorithm implementation. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Registers to balance the delay of each path of the trellis
  • 9. Use Case: Wavelet Denoising (WD) WD aims at removing the background noise corrupting the signal of interest, especially when it can be modeled as a Gaussian- distributed random noise. Translation Invariant solution: à-trous algorithm implementation. Band-Pass solution Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
  • 10. WD: thresholding phase Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool To minimize the hardware resources, an hard thresholding has been implemented: only samples with values greater than θ are passed whereas the others are cleared to zero. θ can coincide with a scaled version of the standard deviation σn of the additive noise source, computed iteratively analysing consecutive windows of b_len detail samples.   4 1 2,2 1_*4 1 9.3 n n jj s lenb SCth     lenb k j n kds j _ 0 2 2,
  • 11. Computing Kernels Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Considering an input sampling frequency of 12kHz, 4 levels of decomposition/recomposition and removing the approximation signal at the 4th level, the denoised signal has a bandwidth between 375Hz and 6kHz. Different computational kernels can be identified for the MDC tool. They should present commonalities at the actor level, enabling reuse of common hardware FUs.
  • 12. Computing Kernels Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool dec kernel
  • 13. Computing Kernels Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool rec kernel
  • 14. Computing Kernels Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool thr kernel
  • 15. To evaluate the MDC-based wavelet denoiser functionality, a processor-coprocessor system has been designed and implemented on a Xilinx FPGA Spartan-3E 1600 Development Board. Test Environment Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
  • 16. For every new input buffer frame of b_len samples: Use-Case Execution Trace Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
  • 17. For every new input buffer frame of b_len samples: Use-Case Execution Trace Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
  • 18. For every new input buffer frame of b_len samples: Use-Case Execution Trace Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool
  • 19. Coprocessor Parameter Set The implemented coprocessor is highly parametric. The designer can choose at runtime: the number N of levels used in decomposition/recomposition; the number and the values of the coefficients used for the FIR filters; the possibility of removing the last approximation signal to obtain a band-pass filtering; Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool obtain a band-pass filtering; the threshold values for the details at each decomposition level; the b_len number of samples for each input frame (allowable maximum: 512). The input signal can be applied in input to the testing environment through an UDP communication via Ethernet between the FPGA and the host PC.
  • 20. Experimental results: Test Data The performance of the reconfigurable Wavelet Denoiser has been assessed using public available datasets of simulated neural signals, constructed starting from a database of real physiological spikes. The background noise overlapped to the significant signal is obtained considering spikes of different neuronal cells at random times and amplitudes. Sampling Frequency: 12kHz Useful Bandwidth: 300Hz – 3kHz Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool 0 0.05 0.1 0.15 0.2 0.25 0.3 -1.5 -1 -0.5 0 0.5 1 1.5 Time [sec] Amplitude[V] 0 0.05 0.1 0.15 0.2 0.25 0.3 -1.5 -1 -0.5 0 0.5 1 1.5 Time [sec] Amplitude[V] Background noise: 0.1 Background noise: 0.3
  • 21. Parameters set-up Wavelet Denoiser parameters defined at runtime: N = 4 of decomposition/recomposition levels; the removal of the approximation signal at the 4th decomposition level determining an output frequency Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool decomposition level determining an output frequency bandwidth in the range of [375Hz-3kHz]. b_len = 500 samples as length of each input buffer frame; the Haar/ Daubechies 2 families as mother wavelets.
  • 22. 0.16 0.18 0.2 0.22 0.24 0.26 0.28 -1 -0.5 0 0.5 1 DenoisingInput[V] Accuracy: low level noise and Haar as mother wavelet Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool 0.16 0.18 0.2 0.22 0.24 0.26 0.28 Time [sec] 0.16 0.18 0.2 0.22 0.24 0.26 0.28 -1 -0.5 0 0.5 1 Time [sec] DenoisingOutput[V]
  • 23. Accuracy: high level noise and Haar as mother wavelet 0.16 0.18 0.2 0.22 0.24 0.26 0.28 -1 -0.5 0 0.5 1 DenoisingInput[V] Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool 0.16 0.18 0.2 0.22 0.24 0.26 0.28 Time [sec] 0.16 0.18 0.2 0.22 0.24 0.26 0.28 -0.5 0 0.5 1 Time [sec] DenoisingOutput[V]
  • 24. Accuracy: low level noise and Daubechies 2 as mother wavelet 0.16 0.18 0.2 0.22 0.24 0.26 0.28 -1 -0.5 0 0.5 1 DenoisingInput[V] Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool 0.16 0.18 0.2 0.22 0.24 0.26 0.28 Time [sec] 0.16 0.18 0.2 0.22 0.24 0.26 0.28 -2 -1 0 1 Time [sec] DenoisingOutput[V]
  • 25. Area occupancy and Power Consumption The datapath of the reconfigurable filter has been synthesized in order to evaluate the effectiveness of our approach in terms of area and power saving. We compared the Global Kernel assembled by the MDC tool with: the datapath obtained by the 3 identified kernels without any resource sharing among them (Static Global Kernel); Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool resource sharing among them (Static Global Kernel); the Cascaded Kernel implementing the wavelet denoising as a fully-parallel solution without sharing actors among the various decomposition/recomposition levels. Results for the Cascaded Kernel only represent an estimation taking into account the number of required FIR filters and the hardware resources correspondent to the various modules of the HDL components library.
  • 26. Synthesis Results for Multiplier and Adder FUs “Multiplier” and “Adder” FUs determine the largest contribution in terms of area and power consumption. Implementation adders multipliers MDC Global Kernel 3 2 Static Global Kernel 6 4 Cascaded WD 20 32 Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Cascaded WD 20 32 FPGA and ASIC (using Cadence RTL Compiler targeting a 90nm CMOS library) synthesis results for the relevant FUs: FU FPGA ASIC Slices Flip Flops MULT18x18s Area [µm2] Power [mW] Frequency [MHz] adder 341 116 0 8644 1,679 555,56 multiplier 138 131 11 113497 2,031 357,14
  • 27. FPGA synthesis using the Xilinx FPGA Spartan-3E 1600 as target: FPGA synthesis results Implementation Slices [%] Flip Flops [%] MULT18x18s [%] MDC Global Kernel 14 5 22 Static Global Kernel 22 8 44 Cascaded WD 76 22 356 Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Cascaded WD 76 22 356 The MDC Global Kernel is able to achieve 36% of saving in terms of slices compared to Static Global Kernel and 82% compared to the Cascaded WD solution. Considering the Xilinx multiplier primitives, the resource saving percentage is 50% and 97% respectively.
  • 28. - 40% 100 150 Power[mW] ASIC synthesis results 600000 800000 Area[µm2] - 86% - 40% - 90% Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool 0 50 Power[mW] 0 200000 400000 Area[µm MDC Global Kernel Static Global Kernel Cascaded WD
  • 29. Results evaluation Provided that: in the MDC Global Kernel case, the same resources are reused at each level; in the Cascaded Kernel case, the number of required resources is linearly proportional to the number of levels; the more will be the depth of the denoiser the larger will be the benefits of adopting the MDC-based approach. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool benefits of adopting the MDC-based approach. Strict temporal constraints would make impossible the minimization of hardware resources within kernels. In those cases, a compromise design choice must be done to balance resource saving and processing capacity. In other cases different kernel models, for example exploiting pipelining solutions, would be beneficial.
  • 30. Conclusions In this paper, the implementation of a Wavelet Denoiser allows to demonstrate that: the applicability of the MDC tool on a completely different application field compared to the original one it was conceived for; a non-static implementation of a denoiser is possible leveraging a coarse-grained reconfigurable hardware design platform. Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool leveraging a coarse-grained reconfigurable hardware design platform. System correctness and accuracy have been properly verified using a processor-coprocessor test environment and simulated neural signals as input data, varying the values assigned to the various parameters. The MDC-based solution is capable of an on-line processing of the incoming samples maximizing the resources reuse and determining area and power minimization.
  • 31. Acknowledgement The research leading to these results has received funding from the Region of Sardinia, Fundamental Research Programme, L.R. 7/2007 “Promotion of the scientific research and technological innovation in Sardinia” under grant agreement CRP-18324 RPCT Project (Y. 2010) and CRP-60544 ELoRA Project (Y. 2012). Carlo Sau gratefully acknowledges Sardinia Regional Government for the financial support of his PhD Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool Sardinia Regional Government for the financial support of his PhD scholarship (P.O.R. Sardegna F.S.E. Operational Programme of the Autonomous Region of Sardinia, European Social Fund 2007-2013 - Axis IV Human Resources, Objective l.3, Line of Activity l.3.1).
  • 32. A Coarse-Grained Reconfigurable Wavelet Denoiser Exploiting the Multi-Dataflow Composer ToolMulti-Dataflow Composer Tool N. Carta, C. Sau, F. Palumbo, D. Pani and L. Raffo DIEE - Dept. of Electrical and Electronic Engineering University of Cagliari, Italy
  • 33. Read full article IEEE Xplore Digital Library http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6661532 RPCT Project Website: http://sites.unica.it/rpct/references/ Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool http://sites.unica.it/rpct/references/
  • 34. Reference: BibTex @INPROCEEDINGS{Carta_DASIP_2013, author={N. Carta and C. Sau and F. Palumbo and D. Pani and L. Raffo}, booktitle={Design and Architectures for Signal and Image Processing (DASIP), 2013 Conference on}, title={A coarse-grained reconfigurable wavelet denoiser exploiting the Multi-Dataflow Composer tool}, year={2013}, Nicola CartaNicola Carta etet al.al. A CoarseA Coarse--Grained Reconfigurable Wavelet Denoiser Exploiting the MultiGrained Reconfigurable Wavelet Denoiser Exploiting the Multi--Dataflow Composer ToolDataflow Composer Tool year={2013}, pages={141-148}, }