SlideShare a Scribd company logo
1 of 20
Introduced 1971
Clock
Speed
108KHz
Bus Width 4-Bit
Number of
Transistors
2300
Maximum
Cache
memory
size
640-Bytes
Introduced 1972
Clock Speed 500-KHz up to
800KHz
Bus Width 8-Bits
Number of
Transistors
3,500
Maximum
Cache
memory size
16-KB
Introduced 1974
Clock
Speed
2-MHz
Bus Width 8-Bit microprocessor
Number of
Transistors
6,000
Maximum
Cache
memory
size
64-KB
Introduced 1978
Clock
Speed
5MHz, 8 MHz,
10MHz
Bus Width 16-Bits
Number of
Transistors
29,000
Maximum
Cache
memory size
1-MB
Introduced 1981
Clock
Speed
447KHz
Bus Width 16-Bit
Number of
Transistors
29,000
Maximum
Cache
memory
size
1-MB
Introduced 1982
Clock
Speed
12-MHz
Bus Width 16-Bit
Number of
Transistors
1,34000
Maximum
Cache
memory
size
16-MB
Introduced 1993
Clock
Speed
60MHz
to
166MHz
Bus Width 32-Bits
Number of
Transistors
3.1million up to 4.5million
Maximum
Cache
memory
size
8-KB
Introduced 1995
Clock
Speed
180 to
200MHz
Bus Width 64-Bits
Number of
Transistors
5.5 million
Maximum
Cache
memory
size
256/512-KB –L1
1-MB –L2
Introduced 1997
Clock
Speed
200MHz
to
300MHz
Bus Width 64-Bits
Number of
Transistors
7.5 million
Maximum
Cache
memory
size
512-KB L2
Introduced 1999
Clock
Speed
500MHz
to
1.4GHz
Bus Width 64-Bits
Number of
Transistors
9.5 million
Maximum
Cache
memory
size
512 KB, 1 MB
and 2-MB L2
Introduced 2000
Clock
Speed
2.16GHz to
2.66GHz
Bus Width 64-Bits
Number of
Transistors
230 million
Maximum
Cache
memory
size
L1 32-KB and
L2 256-KB
Introduced 2001 to
2006
Clock
Speed
733MHz
to
800MHz
Bus Width 64-Bits
Number of
Transistors
42 million
Maximum
Cache
memory
size
L2-96-KB
L2 -4-MB
Introduced 2006 to
2009
Clock
Speed
2.66GH
z to
3.6GHz
Bus Width 64-Bits
Number of
Transistors
228-million up to
410-million
Maximum
Cache
memory
size
L1-4-MB
L2 -6-MB
Introduced 2010-7
January
Clock
Speed
2.40GHz
up to
3.33GHz
Bus Width 64-Bits
Number of
Transistors
781-million
Maximum
Cache
memory
size
L1-64-KB per core
L2 -512-KB
L3-4-MB
Introduced 2009-Sep
Clock
Speed
3.2GHz
up to
3.60GHz
Bus Width 64-Bits
Number of
Transistors
781-million
Maximum
Cache
memory
size
L3-4MB-to 6-MB
Introduced 2011
Clock
Speed
3.5GHz
upto
4.0GHz
Bus Width 64-Bits
Number of
Transistors
1.4-Billion
Maximum
Cache
memory
size
L3- 8-MB into 20MB
ef erence:
http://www.slideshare.net/
http://www.eazynotes.com
http://www.answers.com/topic/intel

More Related Content

Similar to Intel processors historical background Presentation

Intel microprocessor history
Intel microprocessor historyIntel microprocessor history
Intel microprocessor history
Ramzi Alqrainy
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
Emrah Aptoula
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
Emrah Aptoula
 

Similar to Intel processors historical background Presentation (20)

Intel microprocessor history
Intel microprocessor historyIntel microprocessor history
Intel microprocessor history
 
Timeline of Processors
Timeline of ProcessorsTimeline of Processors
Timeline of Processors
 
Evolution of Intel Processors
Evolution of Intel ProcessorsEvolution of Intel Processors
Evolution of Intel Processors
 
History of processor
History of processorHistory of processor
History of processor
 
Myhomework
MyhomeworkMyhomework
Myhomework
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
Introduction to CMOS VLSI Design(Case Study On intel Processors).ppt
Introduction to CMOS VLSI Design(Case Study On intel Processors).pptIntroduction to CMOS VLSI Design(Case Study On intel Processors).ppt
Introduction to CMOS VLSI Design(Case Study On intel Processors).ppt
 
Lec22 intel
Lec22 intelLec22 intel
Lec22 intel
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
Notes processor contd
Notes processor contdNotes processor contd
Notes processor contd
 
Notes processor contd
Notes processor contdNotes processor contd
Notes processor contd
 
Genesis & Progression of Processors in CPU
Genesis & Progression of Processors in CPUGenesis & Progression of Processors in CPU
Genesis & Progression of Processors in CPU
 
All processors
All processorsAll processors
All processors
 
Microprocessor - A Brief History
Microprocessor - A Brief HistoryMicroprocessor - A Brief History
Microprocessor - A Brief History
 
Microprocessor GENERARIONS.pptx
Microprocessor  GENERARIONS.pptxMicroprocessor  GENERARIONS.pptx
Microprocessor GENERARIONS.pptx
 
MICROPROCESSOR & MICROCONTROLLER 8086,8051 Notes
MICROPROCESSOR & MICROCONTROLLER 8086,8051 NotesMICROPROCESSOR & MICROCONTROLLER 8086,8051 Notes
MICROPROCESSOR & MICROCONTROLLER 8086,8051 Notes
 
7000
70007000
7000
 

Recently uploaded

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Victor Rentea
 

Recently uploaded (20)

Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
 
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
Six Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal OntologySix Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal Ontology
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 

Intel processors historical background Presentation