SlideShare a Scribd company logo
1 of 16
Lecture – 08
System Design
 A system is defined as a collection of components, that
are connected to form a coherent entity with a specific
function or purpose. Example: Computer.
 The function of a system is defined by the functions of its
components and how the components are connected.
System Representation
 A directed graph is used to represent a system. It
consists of a set of objects V = {v1, v2,….,vn} called nodes
or vertices and a set of edges E whose members are
ordered pairs of nodes. The edge E = (vi, vj) joins node vi
to node vj.
 Our system of interest consists of two classes of
components: a set of information processing
components (C) and a set of lines that carry information
signals between components.
Block Diagram
 In modeling the system by a graph, we associate C with the
nodes of G and S with the edges. The resulting graph is known
as block diagram.
 Each component is represented by a block or box in which it’s
name or function can be written.
 Example: Block diagram of EX-OR logic circuit.
X1
AND
AND
NOT
NOT
OR
X1⊕ X2
 The structure of a system is an abstract graph
consisting of its block diagram with no functional
information.
 A structural description names components and
defines their interconnection.
Structure
Behavior
 The behavioral description determines for any given input
signal a to the system, the corresponding output f(a). Function
f is the behavior of the system.
 The behavior f may be represented in many different ways:
1. Truth table.
2. Mathematical equation of form f(a) = f(x1, x2)
3. HDL (Hardware Description Language).
Input a
x1 x2
Output
f(a)
0 0 0
0 1 1
1 0 1
1 1 0
f(0,0) = 0
f(0,1) = 1
f(1,0) = 1
f(1,1) = 0
A block diagram conveys
structure rather than
behavior.
Hardware Description Language (HDL)
HDL resembles a high-level programming language such
as ADA and C.
Advantages:
 It provides precise, technology-independent descriptions
of digital circuits at various levels of abstraction, primarily
the gate and the register levels.
 It is used for documentation.
 It can be processed by computers and is suitable for
CAD.
Hardware Description Language (HDL)
Half Adder
x
y
sum
carry
entity half_adder is
port (x, y: in bit; sum, carry: out bit);
end half_adder ;
architecture behavior of half_adder is
begin
sum <= x xor y;
carry <= x and y;
end behavior ;
x y sum carry
0 0
0 1
1 0
1 1
0 0
1 0
1 0
0 1
Design Process
Design Problem:
Given a desired range of behaviors and a set of available components,
a structure formed these components that achieves the desired
behavior with acceptable cost and performance.
 Beside assuring the correct behavior of the new design, it is
required to minimize the cost measured by the cost of manufacture
and to maximize the performance as measured by the speed of
operation.
 Other performance and cost related constraints are high reliability,
low power consumption and compatibility with existing system.
 Generally the design problem is broken into smaller, easier tasks.
These smaller problems can be solved independently by different
designers. Each major steps is implemented by an iterative design
process.
Flow chart of an Iterative Design Process
Begin
Construct an
initial design
Evaluate its cost
and performance
Are the design
goals met?
End
Modify the design
to meet the goals
No
Computer-aided Design
CAD tools are used to automate, at least in part, the more
tedious design and evaluation steps and contribute in three
important ways to the overall design process:
 CAD editors or translators convert design data into forms
such as HDL descriptions or schematic diagrams, which
humans, computers, or both can efficiently process.
 Simulators create computer models of a new design, which
can mimic the design’s behavior and help designers
determine how well the design meets various performance
and cost goals.
 Synthesizers automate the design process itself by deriving
structures that implement all or part of some design step.
Design Levels
 Processor level, also known as architecture, behavior
or system level.
 Register level, also called the register-transfer level.
 Gate level, also called the logic level.
Level Components IC Density Information unit Time units
Gate Logic gates, filp-
flops
SSI Bits 10-12
to 10-9
s
Register Registers,
counters,
combinational
circuits, small
sequential circuits
MSI Words 10-9
to 10-6
s
Processor CPUs, memories,
IO devices
VLSI Blocks of Words 10-3
to 103
s
System Hierarchy
 Design levels are treated as high or low, depending on
the complexity.
 A component in any level Li is equivalent to a (sub)
system of components taken from the level Li-1 beneath it.
1
3
2
4 5
A B
x1
x2
x3
z1
z2
A B
X Z
Low level High level
Example of Hierarchical System
XOR
NAND1 NAND2
sum
carry
x
y
Half Adder
x
y
sum
carry
Half adder (Low level)
Half adder ( High level)
System Hierarchy
 The components of each level of a hierarchical system is
self-contained and stable entities. The evolution of a
system from simple to complex organization is possible
for the existence of stable intermediate structures.
 The design of a complex system is composed of 3 steps:
1. Specify the processor level structure
2. Specify the register level structure of each
components identified in step 1
3. Specify the gate level structure of each components
identified in step 2
This design approach is known as top-down.
The Gate Level
 Combinational Logic: Read Yourself
 Flip-flops: Read Yourself

More Related Content

What's hot

Combinational Logic
Combinational Logic Combinational Logic
Combinational Logic Ketan Kamra
 
(6) cpp numeric representation
(6) cpp numeric representation(6) cpp numeric representation
(6) cpp numeric representationNico Ludwig
 
Verilog data types -For beginners
Verilog data types -For beginnersVerilog data types -For beginners
Verilog data types -For beginnersDr.YNM
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuitsgourav kottawar
 
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaDesign and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaVLSICS Design
 
Digital Logic Design Lecture 01
Digital Logic Design Lecture 01Digital Logic Design Lecture 01
Digital Logic Design Lecture 01shahzad ali
 
logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors Fâhém Ähmêd
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference InstructionsRabin BK
 
Programming the basic computer
Programming the basic computerProgramming the basic computer
Programming the basic computerKamal Acharya
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuitsabina deshar
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2ozgur_can
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modesRamaPrabha24
 

What's hot (20)

Introduction
IntroductionIntroduction
Introduction
 
Dfg &amp; sg ppt (1)
Dfg &amp; sg ppt (1)Dfg &amp; sg ppt (1)
Dfg &amp; sg ppt (1)
 
Combinational Logic
Combinational Logic Combinational Logic
Combinational Logic
 
(6) cpp numeric representation
(6) cpp numeric representation(6) cpp numeric representation
(6) cpp numeric representation
 
Verilog data types -For beginners
Verilog data types -For beginnersVerilog data types -For beginners
Verilog data types -For beginners
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Chapter7.2-mikroprocessor
Chapter7.2-mikroprocessorChapter7.2-mikroprocessor
Chapter7.2-mikroprocessor
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Class2
Class2Class2
Class2
 
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaDesign and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpga
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
Digital Logic Design Lecture 01
Digital Logic Design Lecture 01Digital Logic Design Lecture 01
Digital Logic Design Lecture 01
 
logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Part 6 PLC languges.
Part 6 PLC languges.Part 6 PLC languges.
Part 6 PLC languges.
 
Programming the basic computer
Programming the basic computerProgramming the basic computer
Programming the basic computer
 
Arithmetic & Logic Unit
Arithmetic & Logic UnitArithmetic & Logic Unit
Arithmetic & Logic Unit
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
 

Similar to Lecture 08

Hardware Description Language
Hardware Description Language Hardware Description Language
Hardware Description Language Prachi Pandey
 
Ece iv-fundamentals of hdl [10 ec45]-notes
Ece iv-fundamentals of hdl [10 ec45]-notesEce iv-fundamentals of hdl [10 ec45]-notes
Ece iv-fundamentals of hdl [10 ec45]-notessiddu kadiwal
 
Verilog presentation final
Verilog presentation finalVerilog presentation final
Verilog presentation finalAnkur Gupta
 
03 Synthesis (1).ppt
03 Synthesis  (1).ppt03 Synthesis  (1).ppt
03 Synthesis (1).pptShreyasMahesh
 
Presentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemCPresentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemCMukit Ahmed Chowdhury
 
Graphics Standards and Algorithm
Graphics Standards and AlgorithmGraphics Standards and Algorithm
Graphics Standards and AlgorithmYatin Singh
 
Low complexity low-latency architecture for matching
Low complexity low-latency architecture for matchingLow complexity low-latency architecture for matching
Low complexity low-latency architecture for matchingBhavya Venkatesh
 
IEEE_Calculator_Verilog2020.pdf
IEEE_Calculator_Verilog2020.pdfIEEE_Calculator_Verilog2020.pdf
IEEE_Calculator_Verilog2020.pdffanov8
 
Automatic Task-based Code Generation for High Performance DSEL
Automatic Task-based Code Generation for High Performance DSELAutomatic Task-based Code Generation for High Performance DSEL
Automatic Task-based Code Generation for High Performance DSELJoel Falcou
 
Hardware description languages
Hardware description languagesHardware description languages
Hardware description languagesAkhila Rahul
 

Similar to Lecture 08 (20)

Hardware Description Language
Hardware Description Language Hardware Description Language
Hardware Description Language
 
Wi Fi documantation
Wi Fi documantationWi Fi documantation
Wi Fi documantation
 
slide8.ppt
slide8.pptslide8.ppt
slide8.ppt
 
vhdl
vhdlvhdl
vhdl
 
Ece iv-fundamentals of hdl [10 ec45]-notes
Ece iv-fundamentals of hdl [10 ec45]-notesEce iv-fundamentals of hdl [10 ec45]-notes
Ece iv-fundamentals of hdl [10 ec45]-notes
 
Verilog
VerilogVerilog
Verilog
 
Verilog presentation final
Verilog presentation finalVerilog presentation final
Verilog presentation final
 
03 Synthesis (1).ppt
03 Synthesis  (1).ppt03 Synthesis  (1).ppt
03 Synthesis (1).ppt
 
Presentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemCPresentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemC
 
Graphics Standards and Algorithm
Graphics Standards and AlgorithmGraphics Standards and Algorithm
Graphics Standards and Algorithm
 
Managing console input
Managing console inputManaging console input
Managing console input
 
Low complexity low-latency architecture for matching
Low complexity low-latency architecture for matchingLow complexity low-latency architecture for matching
Low complexity low-latency architecture for matching
 
Embedded system
Embedded systemEmbedded system
Embedded system
 
IEEE_Calculator_Verilog2020.pdf
IEEE_Calculator_Verilog2020.pdfIEEE_Calculator_Verilog2020.pdf
IEEE_Calculator_Verilog2020.pdf
 
Matlab workshop
Matlab workshopMatlab workshop
Matlab workshop
 
Automatic Task-based Code Generation for High Performance DSEL
Automatic Task-based Code Generation for High Performance DSELAutomatic Task-based Code Generation for High Performance DSEL
Automatic Task-based Code Generation for High Performance DSEL
 
Hardware description languages
Hardware description languagesHardware description languages
Hardware description languages
 
software design
software designsoftware design
software design
 
unit 5-ERTS.pptx
unit 5-ERTS.pptxunit 5-ERTS.pptx
unit 5-ERTS.pptx
 
C programming part2
C programming part2C programming part2
C programming part2
 

Recently uploaded

Proudly South Africa powerpoint Thorisha.pptx
Proudly South Africa powerpoint Thorisha.pptxProudly South Africa powerpoint Thorisha.pptx
Proudly South Africa powerpoint Thorisha.pptxthorishapillay1
 
Painted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of IndiaPainted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of IndiaVirag Sontakke
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdfssuser54595a
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Educationpboyjonauth
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...Marc Dusseiller Dusjagr
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxOH TEIK BIN
 
Alper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentAlper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentInMediaRes1
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Celine George
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationnomboosow
 
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptxECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptxiammrhaywood
 
Historical philosophical, theoretical, and legal foundations of special and i...
Historical philosophical, theoretical, and legal foundations of special and i...Historical philosophical, theoretical, and legal foundations of special and i...
Historical philosophical, theoretical, and legal foundations of special and i...jaredbarbolino94
 
Types of Journalistic Writing Grade 8.pptx
Types of Journalistic Writing Grade 8.pptxTypes of Journalistic Writing Grade 8.pptx
Types of Journalistic Writing Grade 8.pptxEyham Joco
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxGaneshChakor2
 
DATA STRUCTURE AND ALGORITHM for beginners
DATA STRUCTURE AND ALGORITHM for beginnersDATA STRUCTURE AND ALGORITHM for beginners
DATA STRUCTURE AND ALGORITHM for beginnersSabitha Banu
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
internship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developerinternship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developerunnathinaik
 

Recently uploaded (20)

Proudly South Africa powerpoint Thorisha.pptx
Proudly South Africa powerpoint Thorisha.pptxProudly South Africa powerpoint Thorisha.pptx
Proudly South Africa powerpoint Thorisha.pptx
 
Painted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of IndiaPainted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of India
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
 
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
ESSENTIAL of (CS/IT/IS) class 06 (database)
ESSENTIAL of (CS/IT/IS) class 06 (database)ESSENTIAL of (CS/IT/IS) class 06 (database)
ESSENTIAL of (CS/IT/IS) class 06 (database)
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Education
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptx
 
Alper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentAlper Gobel In Media Res Media Component
Alper Gobel In Media Res Media Component
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communication
 
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptxECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
 
OS-operating systems- ch04 (Threads) ...
OS-operating systems- ch04 (Threads) ...OS-operating systems- ch04 (Threads) ...
OS-operating systems- ch04 (Threads) ...
 
Historical philosophical, theoretical, and legal foundations of special and i...
Historical philosophical, theoretical, and legal foundations of special and i...Historical philosophical, theoretical, and legal foundations of special and i...
Historical philosophical, theoretical, and legal foundations of special and i...
 
9953330565 Low Rate Call Girls In Rohini Delhi NCR
9953330565 Low Rate Call Girls In Rohini  Delhi NCR9953330565 Low Rate Call Girls In Rohini  Delhi NCR
9953330565 Low Rate Call Girls In Rohini Delhi NCR
 
Types of Journalistic Writing Grade 8.pptx
Types of Journalistic Writing Grade 8.pptxTypes of Journalistic Writing Grade 8.pptx
Types of Journalistic Writing Grade 8.pptx
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptx
 
DATA STRUCTURE AND ALGORITHM for beginners
DATA STRUCTURE AND ALGORITHM for beginnersDATA STRUCTURE AND ALGORITHM for beginners
DATA STRUCTURE AND ALGORITHM for beginners
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
internship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developerinternship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developer
 

Lecture 08

  • 2. System Design  A system is defined as a collection of components, that are connected to form a coherent entity with a specific function or purpose. Example: Computer.  The function of a system is defined by the functions of its components and how the components are connected.
  • 3. System Representation  A directed graph is used to represent a system. It consists of a set of objects V = {v1, v2,….,vn} called nodes or vertices and a set of edges E whose members are ordered pairs of nodes. The edge E = (vi, vj) joins node vi to node vj.  Our system of interest consists of two classes of components: a set of information processing components (C) and a set of lines that carry information signals between components.
  • 4. Block Diagram  In modeling the system by a graph, we associate C with the nodes of G and S with the edges. The resulting graph is known as block diagram.  Each component is represented by a block or box in which it’s name or function can be written.  Example: Block diagram of EX-OR logic circuit. X1 AND AND NOT NOT OR X1⊕ X2
  • 5.  The structure of a system is an abstract graph consisting of its block diagram with no functional information.  A structural description names components and defines their interconnection. Structure
  • 6. Behavior  The behavioral description determines for any given input signal a to the system, the corresponding output f(a). Function f is the behavior of the system.  The behavior f may be represented in many different ways: 1. Truth table. 2. Mathematical equation of form f(a) = f(x1, x2) 3. HDL (Hardware Description Language). Input a x1 x2 Output f(a) 0 0 0 0 1 1 1 0 1 1 1 0 f(0,0) = 0 f(0,1) = 1 f(1,0) = 1 f(1,1) = 0 A block diagram conveys structure rather than behavior.
  • 7. Hardware Description Language (HDL) HDL resembles a high-level programming language such as ADA and C. Advantages:  It provides precise, technology-independent descriptions of digital circuits at various levels of abstraction, primarily the gate and the register levels.  It is used for documentation.  It can be processed by computers and is suitable for CAD.
  • 8. Hardware Description Language (HDL) Half Adder x y sum carry entity half_adder is port (x, y: in bit; sum, carry: out bit); end half_adder ; architecture behavior of half_adder is begin sum <= x xor y; carry <= x and y; end behavior ; x y sum carry 0 0 0 1 1 0 1 1 0 0 1 0 1 0 0 1
  • 9. Design Process Design Problem: Given a desired range of behaviors and a set of available components, a structure formed these components that achieves the desired behavior with acceptable cost and performance.  Beside assuring the correct behavior of the new design, it is required to minimize the cost measured by the cost of manufacture and to maximize the performance as measured by the speed of operation.  Other performance and cost related constraints are high reliability, low power consumption and compatibility with existing system.  Generally the design problem is broken into smaller, easier tasks. These smaller problems can be solved independently by different designers. Each major steps is implemented by an iterative design process.
  • 10. Flow chart of an Iterative Design Process Begin Construct an initial design Evaluate its cost and performance Are the design goals met? End Modify the design to meet the goals No
  • 11. Computer-aided Design CAD tools are used to automate, at least in part, the more tedious design and evaluation steps and contribute in three important ways to the overall design process:  CAD editors or translators convert design data into forms such as HDL descriptions or schematic diagrams, which humans, computers, or both can efficiently process.  Simulators create computer models of a new design, which can mimic the design’s behavior and help designers determine how well the design meets various performance and cost goals.  Synthesizers automate the design process itself by deriving structures that implement all or part of some design step.
  • 12. Design Levels  Processor level, also known as architecture, behavior or system level.  Register level, also called the register-transfer level.  Gate level, also called the logic level. Level Components IC Density Information unit Time units Gate Logic gates, filp- flops SSI Bits 10-12 to 10-9 s Register Registers, counters, combinational circuits, small sequential circuits MSI Words 10-9 to 10-6 s Processor CPUs, memories, IO devices VLSI Blocks of Words 10-3 to 103 s
  • 13. System Hierarchy  Design levels are treated as high or low, depending on the complexity.  A component in any level Li is equivalent to a (sub) system of components taken from the level Li-1 beneath it. 1 3 2 4 5 A B x1 x2 x3 z1 z2 A B X Z Low level High level
  • 14. Example of Hierarchical System XOR NAND1 NAND2 sum carry x y Half Adder x y sum carry Half adder (Low level) Half adder ( High level)
  • 15. System Hierarchy  The components of each level of a hierarchical system is self-contained and stable entities. The evolution of a system from simple to complex organization is possible for the existence of stable intermediate structures.  The design of a complex system is composed of 3 steps: 1. Specify the processor level structure 2. Specify the register level structure of each components identified in step 1 3. Specify the gate level structure of each components identified in step 2 This design approach is known as top-down.
  • 16. The Gate Level  Combinational Logic: Read Yourself  Flip-flops: Read Yourself