SlideShare a Scribd company logo
1 of 3
Dear students get fully solved assignments
Send your semester & Specialization name to our mail id :
“ help.mbaassignments@gmail.com ”
or
Call us at : 08263069601
(WINTER 2014) ASSIGNMENT
PROGRAM MCA (Revised Fall 2012)
SEMESTER 2
SUBJECT CODE & NAME MCA2050- COMPUTER ARCHITECTURE
CREDIT 2
BK ID B1405
MAX.MARKS 60
Note: Answer all questions. Kindly note that answers for 10 marks questions should be
approximately of 400 words. Each question is followed by evaluation scheme.
1. What is the difference between process and thread?
Answer : A process is an executing instance of an application. What does that mean? Well, for
example, when you double-click the Microsoft Word icon, you start a process that runs Word. A
thread is a path of execution within a process. Also, a process can contain multiple threads. When
youstart Word, the operatingsystemcreates a process and begins executing the primary thread of
that process.
It’simportantto note that a threadcan do anythinga processcan do.But since a process can consist
of multiple threads, a thread could be considered a ‘lightweight’ process. Thus, the essential
difference between a thread and a process is
2. Explain the any five types of addressing modes.
Answer:To reference alarge range of locationsinmainmemory,avarietyof addressingtechnique
are used.The commonaddressingmodesare:
 Immediate
 Direct
 Indirect
 Register
 Registerindirect
3. Describe the logical layout of both RISC and CISC computers
Answer : An important aspect of computer architecture is the design of the instruction set for the
processor. The instruction set chosen for a particular computer determines the way that machine
language programs are constructed. Early computers had small and simple instruction sets, forced
mainlybythe needtominimize the hardware usedtoimplementthem.Asdigital hardware became
cheaper with the advent of integrated circuits, computer instructions tended to increase both in
number and complexity. Many computers have instruction sets that include more than 100 and
sometimes even more than 200 instructions. These computers also employ a variety of data types
and a large number of addressing modes.
4. Explain the concept of branch handling. What is delayed branching?
Answer:A branch isan instructionina computerprogramthat may, whenexecuted by a computer,
cause the computer to begin execution of a different instruction sequence. Branch (or branching,
branched) mayalsoreferto the act of beginning executionof adifferentinstructionsequence dueto
executing a branch instruction. A branch instruction can be either an unconditional branch, which
always results in branching, or a conditional branch, which may or may not cause branching
depending on some condition.
When executing (or "running") a program, a computer will fetch and execute instructions in
sequence (in their order of appearance in the
5. Explain any five types of vector instructions in detail.
Answer : five types of vector instructions are below :
1. Elemental Vector Operations
The Cray X1 systemvectorinstructionset contains vector versions of most scalar integer functions,
floating-pointfunctions,and memory references. These elemental vector operations process each
element independently. They execute under control of a mask register (m0,...,m3) and the vector
length register (vl). Though there are 8 mask registers, only the first 4 can be used in the vector
instructions.
The assembler's default controlling mask register is m0. By software convention, every bit in m0 is
always set.
6 Write short notes on:
a) UMA
Answer: Uniform memory access (UMA) is a shared memory architecture used in parallel
computers. All the processors in the UMA model share the physical memory uniformly. In a UMA
architecture, access time to a memory location is independent of which processor makes the
request or which memory chip contains the transferred data. Uniform memory access computer
architectures are often contrasted with non-uniform memory access (NUMA) architectures. In the
UMA architecture, each processor may
b) NUMA
Answer: NUMA (non-uniform memory access) is a method of configuring a cluster of
microprocessor in a multiprocessing system so that they can share memory locally, improving
performance and the ability of the system to be expanded. NUMA is used in a symmetric
multiprocessing( SMP) system.AnSMPsystemisa "tightly-coupled," "share everything" system in
which multiple processors working under a single operating system access each other's memory
overa common busor "interconnect"path.Ordinarily,alimitationof SMPisthat as microprocessors
are added, the shared bus or data path get overloaded and becomes a performance bottleneck.
NUMA adds an intermediate level of memory
Dear students get fully solved assignments
Send your semester & Specialization name to our mail id :
“ help.mbaassignments@gmail.com ”
or
Call us at : 08263069601

More Related Content

What's hot

Smp and asmp architecture.
Smp and asmp architecture.Smp and asmp architecture.
Smp and asmp architecture.Gaurav Dalvi
 
Unit 6 shared memory multiprocessors
Unit 6 shared memory multiprocessorsUnit 6 shared memory multiprocessors
Unit 6 shared memory multiprocessorsDipesh Vaya
 
Unit 6 characteristics of multipreocessors
Unit 6 characteristics of multipreocessorsUnit 6 characteristics of multipreocessors
Unit 6 characteristics of multipreocessorsDipesh Vaya
 
Multiprocessors(performance and synchronization issues)
Multiprocessors(performance and synchronization issues)Multiprocessors(performance and synchronization issues)
Multiprocessors(performance and synchronization issues)Gaurav Dalvi
 
Lecture24 Multiprocessor
Lecture24 MultiprocessorLecture24 Multiprocessor
Lecture24 Multiprocessorallankliu
 
Computer architecture multi processor
Computer architecture multi processorComputer architecture multi processor
Computer architecture multi processorMazin Alwaaly
 
Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016Nakul Sharma
 
Unit 6 inter processor communication and synchronization
Unit 6 inter processor communication and synchronizationUnit 6 inter processor communication and synchronization
Unit 6 inter processor communication and synchronizationDipesh Vaya
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memoryHamza Zahid
 
Multi Processors And Multi Computers
 Multi Processors And Multi Computers Multi Processors And Multi Computers
Multi Processors And Multi ComputersNemwos
 
Introduction to Parallel Distributed Computer Systems
Introduction to Parallel Distributed Computer SystemsIntroduction to Parallel Distributed Computer Systems
Introduction to Parallel Distributed Computer SystemsMrMaKKaWi
 
Multiprocessor
MultiprocessorMultiprocessor
MultiprocessorNeel Patel
 
Multithreading
MultithreadingMultithreading
MultithreadingA B Shinde
 
Multiprocessor Architecture (Advanced computer architecture)
Multiprocessor Architecture  (Advanced computer architecture)Multiprocessor Architecture  (Advanced computer architecture)
Multiprocessor Architecture (Advanced computer architecture)vani261
 
T03160010220104036 multipleproc week11-1-pert 21
T03160010220104036 multipleproc week11-1-pert 21T03160010220104036 multipleproc week11-1-pert 21
T03160010220104036 multipleproc week11-1-pert 21Dandi Aulia
 

What's hot (20)

Smp and asmp architecture.
Smp and asmp architecture.Smp and asmp architecture.
Smp and asmp architecture.
 
Multiprocessor system
Multiprocessor system Multiprocessor system
Multiprocessor system
 
Unit 6 shared memory multiprocessors
Unit 6 shared memory multiprocessorsUnit 6 shared memory multiprocessors
Unit 6 shared memory multiprocessors
 
Multiprocessor system
Multiprocessor systemMultiprocessor system
Multiprocessor system
 
Unit 6 characteristics of multipreocessors
Unit 6 characteristics of multipreocessorsUnit 6 characteristics of multipreocessors
Unit 6 characteristics of multipreocessors
 
Multiprocessors(performance and synchronization issues)
Multiprocessors(performance and synchronization issues)Multiprocessors(performance and synchronization issues)
Multiprocessors(performance and synchronization issues)
 
Lecture24 Multiprocessor
Lecture24 MultiprocessorLecture24 Multiprocessor
Lecture24 Multiprocessor
 
Computer architecture multi processor
Computer architecture multi processorComputer architecture multi processor
Computer architecture multi processor
 
Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016
 
Unit 6 inter processor communication and synchronization
Unit 6 inter processor communication and synchronizationUnit 6 inter processor communication and synchronization
Unit 6 inter processor communication and synchronization
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memory
 
Multi Processors And Multi Computers
 Multi Processors And Multi Computers Multi Processors And Multi Computers
Multi Processors And Multi Computers
 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
 
Introduction to Parallel Distributed Computer Systems
Introduction to Parallel Distributed Computer SystemsIntroduction to Parallel Distributed Computer Systems
Introduction to Parallel Distributed Computer Systems
 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
 
Multithreading
MultithreadingMultithreading
Multithreading
 
Multiprocessor Architecture (Advanced computer architecture)
Multiprocessor Architecture  (Advanced computer architecture)Multiprocessor Architecture  (Advanced computer architecture)
Multiprocessor Architecture (Advanced computer architecture)
 
Mimd
MimdMimd
Mimd
 
T03160010220104036 multipleproc week11-1-pert 21
T03160010220104036 multipleproc week11-1-pert 21T03160010220104036 multipleproc week11-1-pert 21
T03160010220104036 multipleproc week11-1-pert 21
 
Parallel computing persentation
Parallel computing persentationParallel computing persentation
Parallel computing persentation
 

Similar to Mca2050 computer architecture

Cloud Module 3 .pptx
Cloud Module 3 .pptxCloud Module 3 .pptx
Cloud Module 3 .pptxssuser41d319
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating systemsmumbahelp
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating systemsmumbahelp
 
PARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTES
PARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTESPARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTES
PARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTESsuthi
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating systemsmumbahelp
 
parallel programming models
 parallel programming models parallel programming models
parallel programming modelsSwetha S
 
Symmetric multiprocessing and Microkernel
Symmetric multiprocessing and MicrokernelSymmetric multiprocessing and Microkernel
Symmetric multiprocessing and MicrokernelManoraj Pannerselum
 
Distributed system notes unit I
Distributed system notes unit IDistributed system notes unit I
Distributed system notes unit INANDINI SHARMA
 
Bt0068 computer organization and architecture
Bt0068   computer organization and architectureBt0068   computer organization and architecture
Bt0068 computer organization and architecturesmumbahelp
 
Operating Systems R20 Unit 2.pptx
Operating Systems R20 Unit 2.pptxOperating Systems R20 Unit 2.pptx
Operating Systems R20 Unit 2.pptxPrudhvi668506
 
Linux Assignment 3
Linux Assignment 3Linux Assignment 3
Linux Assignment 3Diane Allen
 
Bsc it winter 2013 2nd sem
Bsc it  winter 2013 2nd semBsc it  winter 2013 2nd sem
Bsc it winter 2013 2nd semsmumbahelp
 
Bca2010 – operating system
Bca2010 – operating systemBca2010 – operating system
Bca2010 – operating systemsmumbahelp
 
Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)charize
 

Similar to Mca2050 computer architecture (20)

Cloud Module 3 .pptx
Cloud Module 3 .pptxCloud Module 3 .pptx
Cloud Module 3 .pptx
 
Chapter 10
Chapter 10Chapter 10
Chapter 10
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating system
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating system
 
PARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTES
PARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTESPARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTES
PARALLEL ARCHITECTURE AND COMPUTING - SHORT NOTES
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating system
 
parallel programming models
 parallel programming models parallel programming models
parallel programming models
 
Co question 2008
Co question 2008Co question 2008
Co question 2008
 
Symmetric multiprocessing and Microkernel
Symmetric multiprocessing and MicrokernelSymmetric multiprocessing and Microkernel
Symmetric multiprocessing and Microkernel
 
Amoeba
AmoebaAmoeba
Amoeba
 
Distributed system notes unit I
Distributed system notes unit IDistributed system notes unit I
Distributed system notes unit I
 
Wiki 2
Wiki 2Wiki 2
Wiki 2
 
Bt0068 computer organization and architecture
Bt0068   computer organization and architectureBt0068   computer organization and architecture
Bt0068 computer organization and architecture
 
Operating Systems R20 Unit 2.pptx
Operating Systems R20 Unit 2.pptxOperating Systems R20 Unit 2.pptx
Operating Systems R20 Unit 2.pptx
 
Linux Assignment 3
Linux Assignment 3Linux Assignment 3
Linux Assignment 3
 
Bsc it winter 2013 2nd sem
Bsc it  winter 2013 2nd semBsc it  winter 2013 2nd sem
Bsc it winter 2013 2nd sem
 
Bca2010 – operating system
Bca2010 – operating systemBca2010 – operating system
Bca2010 – operating system
 
Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)
 
Micro Assembler
Micro AssemblerMicro Assembler
Micro Assembler
 
Threads
ThreadsThreads
Threads
 

Mca2050 computer architecture

  • 1. Dear students get fully solved assignments Send your semester & Specialization name to our mail id : “ help.mbaassignments@gmail.com ” or Call us at : 08263069601 (WINTER 2014) ASSIGNMENT PROGRAM MCA (Revised Fall 2012) SEMESTER 2 SUBJECT CODE & NAME MCA2050- COMPUTER ARCHITECTURE CREDIT 2 BK ID B1405 MAX.MARKS 60 Note: Answer all questions. Kindly note that answers for 10 marks questions should be approximately of 400 words. Each question is followed by evaluation scheme. 1. What is the difference between process and thread? Answer : A process is an executing instance of an application. What does that mean? Well, for example, when you double-click the Microsoft Word icon, you start a process that runs Word. A thread is a path of execution within a process. Also, a process can contain multiple threads. When youstart Word, the operatingsystemcreates a process and begins executing the primary thread of that process. It’simportantto note that a threadcan do anythinga processcan do.But since a process can consist of multiple threads, a thread could be considered a ‘lightweight’ process. Thus, the essential difference between a thread and a process is 2. Explain the any five types of addressing modes. Answer:To reference alarge range of locationsinmainmemory,avarietyof addressingtechnique are used.The commonaddressingmodesare:  Immediate  Direct  Indirect  Register  Registerindirect 3. Describe the logical layout of both RISC and CISC computers Answer : An important aspect of computer architecture is the design of the instruction set for the processor. The instruction set chosen for a particular computer determines the way that machine language programs are constructed. Early computers had small and simple instruction sets, forced
  • 2. mainlybythe needtominimize the hardware usedtoimplementthem.Asdigital hardware became cheaper with the advent of integrated circuits, computer instructions tended to increase both in number and complexity. Many computers have instruction sets that include more than 100 and sometimes even more than 200 instructions. These computers also employ a variety of data types and a large number of addressing modes. 4. Explain the concept of branch handling. What is delayed branching? Answer:A branch isan instructionina computerprogramthat may, whenexecuted by a computer, cause the computer to begin execution of a different instruction sequence. Branch (or branching, branched) mayalsoreferto the act of beginning executionof adifferentinstructionsequence dueto executing a branch instruction. A branch instruction can be either an unconditional branch, which always results in branching, or a conditional branch, which may or may not cause branching depending on some condition. When executing (or "running") a program, a computer will fetch and execute instructions in sequence (in their order of appearance in the 5. Explain any five types of vector instructions in detail. Answer : five types of vector instructions are below : 1. Elemental Vector Operations The Cray X1 systemvectorinstructionset contains vector versions of most scalar integer functions, floating-pointfunctions,and memory references. These elemental vector operations process each element independently. They execute under control of a mask register (m0,...,m3) and the vector length register (vl). Though there are 8 mask registers, only the first 4 can be used in the vector instructions. The assembler's default controlling mask register is m0. By software convention, every bit in m0 is always set. 6 Write short notes on: a) UMA Answer: Uniform memory access (UMA) is a shared memory architecture used in parallel computers. All the processors in the UMA model share the physical memory uniformly. In a UMA architecture, access time to a memory location is independent of which processor makes the request or which memory chip contains the transferred data. Uniform memory access computer architectures are often contrasted with non-uniform memory access (NUMA) architectures. In the UMA architecture, each processor may b) NUMA Answer: NUMA (non-uniform memory access) is a method of configuring a cluster of microprocessor in a multiprocessing system so that they can share memory locally, improving performance and the ability of the system to be expanded. NUMA is used in a symmetric multiprocessing( SMP) system.AnSMPsystemisa "tightly-coupled," "share everything" system in
  • 3. which multiple processors working under a single operating system access each other's memory overa common busor "interconnect"path.Ordinarily,alimitationof SMPisthat as microprocessors are added, the shared bus or data path get overloaded and becomes a performance bottleneck. NUMA adds an intermediate level of memory Dear students get fully solved assignments Send your semester & Specialization name to our mail id : “ help.mbaassignments@gmail.com ” or Call us at : 08263069601