SlideShare a Scribd company logo
1 of 3
Dear students get fully solved assignments 
Send your semester & Specialization name to our mail id : 
“ help.mbaassignments@gmail.com ” 
or 
Call us at : 08263069601 
(FALL 2014) ASSIGNMENT 
PROGRAM MCA (Revised Fall 2012) 
SEMESTER 2 
SUBJECT CODE & NAME MCA2050- COMPUTER ARCHITECTURE 
CREDIT 2 
BK ID B1405 
MAX.MARKS 60 
Note: Answer all questions. Kindly note that answers for 10 marks questions should be 
approximately of 400 words. Each question is followed by evaluation scheme. 
1. What is the difference between process and thread? 
Answer : A process is an executing instance of an application. What does that mean? Well, for 
example, when you double-click the Microsoft Word icon, you start a process that runs Word. A 
thread is a path of execution within a process. Also, a process can contain multiple threads. When 
you start Word, the operating system creates a process and begins executing the primary thread of 
that process. 
It’s important to note that a thread can do anything a process can do. But since a process can consist 
of multiple threads, a thread could be considered a ‘lightweight’ process. Thus, the essential 
difference between a thread and a process is the 
2. Explain in detail the techniques to handle hazards. 
Answer : In the domain of central processing unit (CPU) design, hazards are problems with the 
instruction pipeline in CPU microarchitectures when the next instruction cannot execute in the 
following clock cycle,[1] and can potentially lead to incorrect computation results. There are typically 
three types of hazards:[2] 
 data hazards 
 structural hazards 
 control hazards (branching hazards) 
 

3. Explain the Tumasulo approach. Write the differences between Tomasulo’s scheme and score 
boarding. 
Answer : 
An instruction fetch proceeds with the issue stage and may fetch either into a single-entry latch or 
into a queue; instructions are then issued from the latch or queue. The EX stage follows the read 
operands stage, just as in the DLX pipeline. As in the DLX floating-point pipeline, execution may take 
multiple cycles, depending on the operation. Thus, we may need to distinguish when an instruction 
begins execution and when it completes execution; between the two times, the instruction is in 
execution. This allows multiple instructions to be 
4. Explain any five types of vector instructions in detail. 
Answer : five types of vector instructions are below : 
1. Elemental Vector Operations 
The Cray X1 system vector instruction set contains vector versions of most scalar integer functions, 
floating-point functions, and memory references. These elemental vector operations process each 
element independently. They execute under control of a mask register (m0,...,m3) and the vector 
length register (vl). Though there are 8 mask registers, only the first 4 can be used in the vector 
instructions. 
The assembler's default controlling mask register is m0. By software convention, every bit in m0 is 
always set. 
In the vector result of an elemental vector 
5 Differentiate between multiprocessor and multi-computer. 
Answer : The difference between a multiprocessor system and a multicomputer system is the 
number of computers involved in each. Both are multiprocessing environments: Both use more than 
one CPU at a time. A multiprocessor system is a single computer that operates with multiple CPUs, 
and a multicomputer system is a cluster of computers that operate as a singular computer. 
Multiprocessing environments can operate with CPUs sharing an operating system -- called 
symmetric multiprocessing -- or with each CPU running an individual instance of the operating 
system -- called Massively Parallel Processing. 
6 Write short notes on: 
a) DSP Processor 
Answer : A Digital Signal Processor, or DSP, is a specialized microprocessor that has an architecture 
which is optimized for the fast operational needs of digital signal processing. A Digital Signal 
Processor (DSP) can process data in real time, making it ideal for applications that can’t tolerate 
delays. Digital signal processors take a digital signal and process it to improve the signal into clearer 
sound, faster data or sharper images. Digital Si
b) Dual core technology 
Answer : Dual core technology refers to two individual microprocessors on a single die cast chip. This 
is essentially two computer processing units (CPUs) in one. The advantage of a this type of chip is 
that tasks can be carried out in parallel streams, decreasing processing time. This is referred to as 
thread-level parallelism (TLP). 
TLP is also possible on motherboards that can accommodate two separate CPU dies. When TLP is 
accomplished in a single CPU through dual core technology, it is called chip-level multiprocessing 
(CLM). 
Dear students get fully solved assignments 
Send your semester & Specialization name to our mail id : 
“ help.mbaassignments@gmail.com ” 
or 
Call us at : 08263069601

More Related Content

What's hot

message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memoryHamza Zahid
 
Threads and multi threading
Threads and multi threadingThreads and multi threading
Threads and multi threadingAntonio Cesarano
 
Multiprocessor Systems
Multiprocessor SystemsMultiprocessor Systems
Multiprocessor Systemsvampugani
 
Computer architecture multi processor
Computer architecture multi processorComputer architecture multi processor
Computer architecture multi processorMazin Alwaaly
 
Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...
Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...
Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...Association for Computational Linguistics
 
Multi Processors And Multi Computers
 Multi Processors And Multi Computers Multi Processors And Multi Computers
Multi Processors And Multi ComputersNemwos
 
Distributed system lectures
Distributed system lecturesDistributed system lectures
Distributed system lecturesmarwaeng
 
Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016Nakul Sharma
 
Chapter 08
Chapter 08Chapter 08
Chapter 08 Google
 
SVM Based POS Tagger (copy)
SVM Based POS Tagger (copy)SVM Based POS Tagger (copy)
SVM Based POS Tagger (copy)Sidharth Kamboj
 
Bt0068 computer organization and architecture
Bt0068   computer organization and architectureBt0068   computer organization and architecture
Bt0068 computer organization and architecturesmumbahelp
 
Full introduction to_parallel_computing
Full introduction to_parallel_computingFull introduction to_parallel_computing
Full introduction to_parallel_computingSupasit Kajkamhaeng
 
MC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DE
MC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DEMC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DE
MC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DEAravind NC
 
IRJET- Chatbot Using Gated End-to-End Memory Networks
IRJET-  	  Chatbot Using Gated End-to-End Memory NetworksIRJET-  	  Chatbot Using Gated End-to-End Memory Networks
IRJET- Chatbot Using Gated End-to-End Memory NetworksIRJET Journal
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating systemsmumbahelp
 
Bca2010 – operating system
Bca2010 – operating systemBca2010 – operating system
Bca2010 – operating systemsmumbahelp
 

What's hot (20)

message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memory
 
Threads and multi threading
Threads and multi threadingThreads and multi threading
Threads and multi threading
 
Multiprocessor Systems
Multiprocessor SystemsMultiprocessor Systems
Multiprocessor Systems
 
Computer architecture multi processor
Computer architecture multi processorComputer architecture multi processor
Computer architecture multi processor
 
Multi processing
Multi processingMulti processing
Multi processing
 
Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...
Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...
Zhongyuan Zhu - 2015 - Evaluating Neural Machine Translation in English-Japan...
 
Multi Processors And Multi Computers
 Multi Processors And Multi Computers Multi Processors And Multi Computers
Multi Processors And Multi Computers
 
Distributed system lectures
Distributed system lecturesDistributed system lectures
Distributed system lectures
 
Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016Session on machine translation batu 19 march2016
Session on machine translation batu 19 march2016
 
Chapter 08
Chapter 08Chapter 08
Chapter 08
 
SVM Based POS Tagger (copy)
SVM Based POS Tagger (copy)SVM Based POS Tagger (copy)
SVM Based POS Tagger (copy)
 
Bt0068 computer organization and architecture
Bt0068   computer organization and architectureBt0068   computer organization and architecture
Bt0068 computer organization and architecture
 
Full introduction to_parallel_computing
Full introduction to_parallel_computingFull introduction to_parallel_computing
Full introduction to_parallel_computing
 
shashank_spdp1993_00395543
shashank_spdp1993_00395543shashank_spdp1993_00395543
shashank_spdp1993_00395543
 
Parallel Processing Concepts
Parallel Processing Concepts Parallel Processing Concepts
Parallel Processing Concepts
 
MC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DE
MC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DEMC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DE
MC0085 – Advanced Operating Systems - Master of Computer Science - MCA - SMU DE
 
IRJET- Chatbot Using Gated End-to-End Memory Networks
IRJET-  	  Chatbot Using Gated End-to-End Memory NetworksIRJET-  	  Chatbot Using Gated End-to-End Memory Networks
IRJET- Chatbot Using Gated End-to-End Memory Networks
 
Mca2010 – operating system
Mca2010 – operating systemMca2010 – operating system
Mca2010 – operating system
 
Parallel computing persentation
Parallel computing persentationParallel computing persentation
Parallel computing persentation
 
Bca2010 – operating system
Bca2010 – operating systemBca2010 – operating system
Bca2010 – operating system
 

Viewers also liked

心靈雞湯 Worth to read
心靈雞湯 Worth to read心靈雞湯 Worth to read
心靈雞湯 Worth to readping220049
 
Fort Wayne Presentation on Aqua Indiana
Fort Wayne Presentation on Aqua IndianaFort Wayne Presentation on Aqua Indiana
Fort Wayne Presentation on Aqua Indianaguest9183d5
 
Enrico Macias la femme de_mon_ami_adf
Enrico Macias la femme de_mon_ami_adfEnrico Macias la femme de_mon_ami_adf
Enrico Macias la femme de_mon_ami_adfMarjan DODAJ
 
كيفية إضافة كاتب مساهم إلى مدونتك
كيفية إضافة كاتب مساهم إلى مدونتككيفية إضافة كاتب مساهم إلى مدونتك
كيفية إضافة كاتب مساهم إلى مدونتكJeeran
 
Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)
Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)
Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)Pino Ciampolillo
 
Aquesta SóC Jo I Us Convide A Visitar
Aquesta SóC Jo I Us Convide A VisitarAquesta SóC Jo I Us Convide A Visitar
Aquesta SóC Jo I Us Convide A VisitarÚrsula Ruiz Gómez
 
Redes de Computadoras (segunda parte)
Redes de Computadoras (segunda parte)Redes de Computadoras (segunda parte)
Redes de Computadoras (segunda parte)cmcrlp
 
Animales Powerpoint ML
Animales Powerpoint MLAnimales Powerpoint ML
Animales Powerpoint MLMaria
 

Viewers also liked (20)

Presentation1
Presentation1Presentation1
Presentation1
 
心靈雞湯 Worth to read
心靈雞湯 Worth to read心靈雞湯 Worth to read
心靈雞湯 Worth to read
 
Horario
HorarioHorario
Horario
 
Jdbc
JdbcJdbc
Jdbc
 
Fort Wayne Presentation on Aqua Indiana
Fort Wayne Presentation on Aqua IndianaFort Wayne Presentation on Aqua Indiana
Fort Wayne Presentation on Aqua Indiana
 
Enrico Macias la femme de_mon_ami_adf
Enrico Macias la femme de_mon_ami_adfEnrico Macias la femme de_mon_ami_adf
Enrico Macias la femme de_mon_ami_adf
 
Presentation1
Presentation1Presentation1
Presentation1
 
Obama inc (1)
Obama inc (1)Obama inc (1)
Obama inc (1)
 
كيفية إضافة كاتب مساهم إلى مدونتك
كيفية إضافة كاتب مساهم إلى مدونتككيفية إضافة كاتب مساهم إلى مدونتك
كيفية إضافة كاتب مساهم إلى مدونتك
 
Sight words set 11
Sight words set 11Sight words set 11
Sight words set 11
 
Una nueva aventura
Una nueva aventuraUna nueva aventura
Una nueva aventura
 
Distribution
DistributionDistribution
Distribution
 
Travel Talk
Travel TalkTravel Talk
Travel Talk
 
Les sports 2
Les sports 2Les sports 2
Les sports 2
 
Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)
Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)
Urbanistica isola delle femmine marzo 2014 relazione prg definitiva (5) (1)
 
Aquesta SóC Jo I Us Convide A Visitar
Aquesta SóC Jo I Us Convide A VisitarAquesta SóC Jo I Us Convide A Visitar
Aquesta SóC Jo I Us Convide A Visitar
 
Redes de Computadoras (segunda parte)
Redes de Computadoras (segunda parte)Redes de Computadoras (segunda parte)
Redes de Computadoras (segunda parte)
 
Animales Powerpoint ML
Animales Powerpoint MLAnimales Powerpoint ML
Animales Powerpoint ML
 
Jam
JamJam
Jam
 
Communication
CommunicationCommunication
Communication
 

Similar to Send Semester Details Get Fully Solved MBA Assignments

Bsc it winter 2013 2nd sem
Bsc it  winter 2013 2nd semBsc it  winter 2013 2nd sem
Bsc it winter 2013 2nd semsmumbahelp
 
A survey of paradigms for building and
A survey of paradigms for building andA survey of paradigms for building and
A survey of paradigms for building andcseij
 
parallel Questions & answers
parallel Questions & answersparallel Questions & answers
parallel Questions & answersMd. Mashiur Rahman
 
Cloud Module 3 .pptx
Cloud Module 3 .pptxCloud Module 3 .pptx
Cloud Module 3 .pptxssuser41d319
 
1. What important part of the process switch operation is not shown .pdf
1. What important part of the process switch operation is not shown .pdf1. What important part of the process switch operation is not shown .pdf
1. What important part of the process switch operation is not shown .pdffathimaoptical
 
Time critical multitasking for multicore
Time critical multitasking for multicoreTime critical multitasking for multicore
Time critical multitasking for multicoreijesajournal
 
Os files 2
Os files 2Os files 2
Os files 2Amit Pal
 
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KITTIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KITijesajournal
 
MOOC backbone using Netty and Protobuf
MOOC backbone using Netty and ProtobufMOOC backbone using Netty and Protobuf
MOOC backbone using Netty and ProtobufGaurav Bhardwaj
 
Bc0055, tcp ip protocol suite
Bc0055, tcp ip protocol suiteBc0055, tcp ip protocol suite
Bc0055, tcp ip protocol suitesmumbahelp
 
Buffer overflow attacks
Buffer overflow attacksBuffer overflow attacks
Buffer overflow attacksSandun Perera
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processingKamal Acharya
 
Learn about Tensorflow for Deep Learning now! Part 1
Learn about Tensorflow for Deep Learning now! Part 1Learn about Tensorflow for Deep Learning now! Part 1
Learn about Tensorflow for Deep Learning now! Part 1Tyrone Systems
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH veena babu
 
Pipeline Mechanism
Pipeline MechanismPipeline Mechanism
Pipeline MechanismAshik Iqbal
 
Bt0068, computer organization and architecture
Bt0068, computer organization and architectureBt0068, computer organization and architecture
Bt0068, computer organization and architecturesmumbahelp
 
Pretzel: optimized Machine Learning framework for low-latency and high throu...
Pretzel: optimized Machine Learning framework for  low-latency and high throu...Pretzel: optimized Machine Learning framework for  low-latency and high throu...
Pretzel: optimized Machine Learning framework for low-latency and high throu...NECST Lab @ Politecnico di Milano
 
ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...
ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...
ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...Massimo Cenci
 

Similar to Send Semester Details Get Fully Solved MBA Assignments (20)

Bsc it winter 2013 2nd sem
Bsc it  winter 2013 2nd semBsc it  winter 2013 2nd sem
Bsc it winter 2013 2nd sem
 
A survey of paradigms for building and
A survey of paradigms for building andA survey of paradigms for building and
A survey of paradigms for building and
 
parallel Questions & answers
parallel Questions & answersparallel Questions & answers
parallel Questions & answers
 
Cloud Module 3 .pptx
Cloud Module 3 .pptxCloud Module 3 .pptx
Cloud Module 3 .pptx
 
1. What important part of the process switch operation is not shown .pdf
1. What important part of the process switch operation is not shown .pdf1. What important part of the process switch operation is not shown .pdf
1. What important part of the process switch operation is not shown .pdf
 
Co question 2008
Co question 2008Co question 2008
Co question 2008
 
Time critical multitasking for multicore
Time critical multitasking for multicoreTime critical multitasking for multicore
Time critical multitasking for multicore
 
Os files 2
Os files 2Os files 2
Os files 2
 
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KITTIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
 
MOOC backbone using Netty and Protobuf
MOOC backbone using Netty and ProtobufMOOC backbone using Netty and Protobuf
MOOC backbone using Netty and Protobuf
 
Bc0055, tcp ip protocol suite
Bc0055, tcp ip protocol suiteBc0055, tcp ip protocol suite
Bc0055, tcp ip protocol suite
 
Buffer overflow attacks
Buffer overflow attacksBuffer overflow attacks
Buffer overflow attacks
 
Pipelining and vector processing
Pipelining and vector processingPipelining and vector processing
Pipelining and vector processing
 
Learn about Tensorflow for Deep Learning now! Part 1
Learn about Tensorflow for Deep Learning now! Part 1Learn about Tensorflow for Deep Learning now! Part 1
Learn about Tensorflow for Deep Learning now! Part 1
 
Reconfigurable computing
Reconfigurable computingReconfigurable computing
Reconfigurable computing
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
 
Pipeline Mechanism
Pipeline MechanismPipeline Mechanism
Pipeline Mechanism
 
Bt0068, computer organization and architecture
Bt0068, computer organization and architectureBt0068, computer organization and architecture
Bt0068, computer organization and architecture
 
Pretzel: optimized Machine Learning framework for low-latency and high throu...
Pretzel: optimized Machine Learning framework for  low-latency and high throu...Pretzel: optimized Machine Learning framework for  low-latency and high throu...
Pretzel: optimized Machine Learning framework for low-latency and high throu...
 
ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...
ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...
ata Warehouse and Business Intelligence - Recipe 7 - A messaging system for O...
 

Send Semester Details Get Fully Solved MBA Assignments

  • 1. Dear students get fully solved assignments Send your semester & Specialization name to our mail id : “ help.mbaassignments@gmail.com ” or Call us at : 08263069601 (FALL 2014) ASSIGNMENT PROGRAM MCA (Revised Fall 2012) SEMESTER 2 SUBJECT CODE & NAME MCA2050- COMPUTER ARCHITECTURE CREDIT 2 BK ID B1405 MAX.MARKS 60 Note: Answer all questions. Kindly note that answers for 10 marks questions should be approximately of 400 words. Each question is followed by evaluation scheme. 1. What is the difference between process and thread? Answer : A process is an executing instance of an application. What does that mean? Well, for example, when you double-click the Microsoft Word icon, you start a process that runs Word. A thread is a path of execution within a process. Also, a process can contain multiple threads. When you start Word, the operating system creates a process and begins executing the primary thread of that process. It’s important to note that a thread can do anything a process can do. But since a process can consist of multiple threads, a thread could be considered a ‘lightweight’ process. Thus, the essential difference between a thread and a process is the 2. Explain in detail the techniques to handle hazards. Answer : In the domain of central processing unit (CPU) design, hazards are problems with the instruction pipeline in CPU microarchitectures when the next instruction cannot execute in the following clock cycle,[1] and can potentially lead to incorrect computation results. There are typically three types of hazards:[2]  data hazards  structural hazards  control hazards (branching hazards)  
  • 2. 3. Explain the Tumasulo approach. Write the differences between Tomasulo’s scheme and score boarding. Answer : An instruction fetch proceeds with the issue stage and may fetch either into a single-entry latch or into a queue; instructions are then issued from the latch or queue. The EX stage follows the read operands stage, just as in the DLX pipeline. As in the DLX floating-point pipeline, execution may take multiple cycles, depending on the operation. Thus, we may need to distinguish when an instruction begins execution and when it completes execution; between the two times, the instruction is in execution. This allows multiple instructions to be 4. Explain any five types of vector instructions in detail. Answer : five types of vector instructions are below : 1. Elemental Vector Operations The Cray X1 system vector instruction set contains vector versions of most scalar integer functions, floating-point functions, and memory references. These elemental vector operations process each element independently. They execute under control of a mask register (m0,...,m3) and the vector length register (vl). Though there are 8 mask registers, only the first 4 can be used in the vector instructions. The assembler's default controlling mask register is m0. By software convention, every bit in m0 is always set. In the vector result of an elemental vector 5 Differentiate between multiprocessor and multi-computer. Answer : The difference between a multiprocessor system and a multicomputer system is the number of computers involved in each. Both are multiprocessing environments: Both use more than one CPU at a time. A multiprocessor system is a single computer that operates with multiple CPUs, and a multicomputer system is a cluster of computers that operate as a singular computer. Multiprocessing environments can operate with CPUs sharing an operating system -- called symmetric multiprocessing -- or with each CPU running an individual instance of the operating system -- called Massively Parallel Processing. 6 Write short notes on: a) DSP Processor Answer : A Digital Signal Processor, or DSP, is a specialized microprocessor that has an architecture which is optimized for the fast operational needs of digital signal processing. A Digital Signal Processor (DSP) can process data in real time, making it ideal for applications that can’t tolerate delays. Digital signal processors take a digital signal and process it to improve the signal into clearer sound, faster data or sharper images. Digital Si
  • 3. b) Dual core technology Answer : Dual core technology refers to two individual microprocessors on a single die cast chip. This is essentially two computer processing units (CPUs) in one. The advantage of a this type of chip is that tasks can be carried out in parallel streams, decreasing processing time. This is referred to as thread-level parallelism (TLP). TLP is also possible on motherboards that can accommodate two separate CPU dies. When TLP is accomplished in a single CPU through dual core technology, it is called chip-level multiprocessing (CLM). Dear students get fully solved assignments Send your semester & Specialization name to our mail id : “ help.mbaassignments@gmail.com ” or Call us at : 08263069601