VLSI-mosfet-construction engineering ECE

Engineered for Tomorrow
Date : 11/10/14
Prepared by : MN PRAPHUL & ASWINI N
Assistant professor
ECE Department
Subject Name: Fundamentals Of CMOS VLSI
Subject Code: 10EC56
Prepared By: Aswini N, Praphul M N
Department: ECE
Date: 10/11/2014

syllabus
Unit-1 : Basic Cmos Technology. 3 hrs
Mos transistor theory. 4 hrs
Unit-2 : Circuit Design Process 4 hrs
Unit-3 : Cmos Logic Structures 6 hrs
Unit-4 : Basic circuit concepts 3 hrs
Scaling of MOS circuits 3 hrs
Unit-5 : CMOS Subsystem design 5 hrs
Clocking stratagies 2 hrs
Unit-6 : CMOS Subsystem design process 6 hrs
Unit-7 : Memory,registers and clock 6 hrs
Unit-8 Testability 7 hrs

Hello friends!.. you are on a way to understand one of
the most fascinating fields of modern times.Welcome
to the world of VLSI.

Unit 1
a.Basic MOS Technology
b.MOS transistor theory

Syllabus
 Integrated Circuit’s era.
 Enhancement and Depletion mode MOS transistors.
 Nmos Fabrication
 CMOS Fabrication.
 Thermal aspects of Processing
 BICMOS technology
 Production of E-beam masks

Integrated Circuit’s era
• What is an IC??
• IC is abbreviated as Integrated circuit.IC consists of an
electronic switching networks that are created on small area
of a silicon wafer using a complex set of physical and chemical
processes.
• Transistors are used as switching components.
• Transistor was first invented by William.B.ShockleyWalter
Brattain and John Bardeenof Bell Labratories.
• In 1961, first IC was introduced.

Level of integration Number of transistors Examples
SSI(Small Scale
Integration)
10-100 transistors Logic gates
MSI(Medium Scale
Integration)
100-1000 transistors counters
LSI(Large Scale
Integration)
1000-20000 transistors 8-bit chip
VLSI(Very Large Scale
Integration)
20000-100000
transistors
Example:16 & 32 bit
microprocessors
ULSI(Ultra Large Scale
Integration)
1000000-10000000
transistors
DSP’s, virtual reality
machines, smart
sensors
Levels of transistors integrated

Moore’s Law
“The number of transistors embedded on the chip doubles after
every one and a half years.”
---Gordon Moore, cofounder Intel Corporation
Fig 1. Moore's graph

Types of Field Effect Transistors
(The Classification)

Metal-oxide semiconductor field-effect transistor (MOSFET) has been
extremely popular since the late 1970s.
Compared to BJTs, MOS transistors:
•Can be made smaller /higher integration scale
•Easier to fabricate /lower manufacturing cost
•Simpler circuitry for digital logic and memory
•Inferior analog circuit performance (lower gain)
Most digital ICs use MOS technology
Field-Effect Transistor (FET)

MOS Transistors
n+
n+
p-substrate
Field-Oxide
(SiO 2)
p+ stopper
Polysilicon
Gate Oxide
Drain
Source
Gate
Bulk Contact
Fig 2. CROSS-SECTION of NMOS Transistor

MOS transistors Symbols

Switch Model of NMOS Transistor
Gate
Source
(of carriers)
Drain
(of
carriers)
| VGS |
| VGS | < | VT | | VGS | > | VT |
Open (off) (Gate = ‘0’) Closed (on) (Gate = ‘1’)
Ron

Switch Model of PMOS Transistor
Gate
Source
(of carriers)
Drain
(of carriers)
| VGS |
| VGS | > | VDD – | VT | | | VGS | < | VDD – |VT| |
Open (off) (Gate = ‘1’) Closed (on) (Gate = ‘0’)
Ron

MOSFETs- Enhancement Type
The enhancement-type NMOS transistor with a positive voltage applied
to the gate. An n channel is induced at the top of the substrate beneath
the gate.

Physical Operation of Enhancement MOSFET
•If S and D are grounded and a positive
voltage is applied to G, the holes are
repelled from the channel region
downwards, leaving behind a carrier-
depletion region.
•Further increasing VG attracts minority
carrier ( electrons) from the substrate into
the channel region.
•When sufficient amount of electrons
accumulate near the surface of the
substrate under the gate, an n region is
created-called as the inversion layer.

N-Channel enhancement mode

p-channel enhancement mode
Output characteristics Transfer characteristics

Field-Effect Transistors (FETs) Depletion Type
The depletion type MOSFET has similar structure to that the enhancement
type MOSFET but with one important difference
The depletion MOSFET has a physically implanted channel. Thus an n-channel
depletion-type MOSFET has an n-type silicone region connecting the source and
drain (both +n) at the top of the type substrate.
The channel depth and hence its conductivity is controlled by vGS. Applying a
positive vGS enhances the channel by attracting more electrons. The reverse
when applying negative volt. The negative voltage is said to deplete the channel
(depletion mode).

p and n channel depletion mode characteristics

MOS transistor action
• Three distinct region
 Cutoff region
 Linear region
 Saturation region.

Cutoff Region
• Assume n-channel MOSFET and VSB=0
Cutoff Mode: 0≤VGS<VT0
– The channel region is depleted and no current can flow
gate
drain
source
IDS=0
VGS < VT0

Linear Region
Linear (Active, Triode) Mode: VGS≥VT0, 0≤VDS≤VD(SAT)
 Inversion has occurred; a channel has formed
 For VDS>0, a current proportional to VDS flows from source to drain
 Behaves like a voltage-controlled resistance
gate
drain
source
current
IDS
VDS < VGS – VT0

Pinch-Off
Pinch-Off Point (Edge of Saturation) : VGS≥VT0, VDS=VD(SAT)
– Channel just reaches the drain
– Channel is reduced to zero inversion charge at the drain
– Drifting of electrons through the depletion region between the
channel and drain has begun
gate
drain
source
current
IDS
VDS = VGS – VT0

Saturation
Saturation Mode: VGS≥VT0, VDS≥VD(SAT)
– Channel ends before reaching the drain
– Electrons drift, usually reaching the drift velocity limit, across the
depletion region to the drain
– Drift due to high E-field produced by the potential VDS-VD(SAT) between
the drain and the end of the channel
gate
drain
source
IDS
VDS > VGS – VT0

Nmos/Cmos Fabrication Process
• Start with blank wafer
• Build inverter from the bottom up
• First step will be to form the n-well
– Cover wafer with protective layer of SiO2 (oxide)
– Remove layer where n-well should be built
– Implant or diffuse n dopants into exposed wafer
– Strip off SiO2
p substrate

Oxidation
• Grow SiO2 on top of Si wafer
– 900 – 1200 C with H2O or O2 in oxidation furnace
p substrate
SiO2

Photoresist
• Spin on photoresist
– Photoresist is a light-sensitive organic polymer
– Softens where exposed to light
p substrate
SiO2
Photoresist

Lithography
• Expose photoresist through n-well mask
• Strip off exposed photoresist
p substrate
SiO2
Photoresist

Etch
• Etch oxide with hydrofluoric acid (HF)
– Seeps through skin and eats bone; nasty stuff!!!
• Only attacks oxide where resist has been exposed
p substrate
SiO2
Photoresist

Strip Photoresist
• Strip off remaining photoresist
– Use mixture of acids called piranah etch
• Necessary so resist doesn’t melt in next step
p substrate
SiO2

Polysilicon
• Deposit very thin layer of gate oxide
– < 20 Å (6-7 atomic layers)
• Chemical Vapor Deposition (CVD) of silicon layer
– Place wafer in furnace with Silane gas (SiH4)
– Forms many small crystals called polysilicon
– Heavily doped to be good conductor
Thin gate oxide
Polysilicon
p substrate
n well

Polysilicon Patterning
• Use same lithography process to pattern polysilicon
Polysilicon
p substrate
Thin gate oxide
Polysilicon
n well

Self-Aligned Process
• Use oxide and masking to expose where n+ dopants should be diffused or
implanted
• N-diffusion forms nMOS source, drain, and n-well contact
p substrate
n well

N-diffusion
• Pattern oxide and form n+ regions
• Self-aligned process where gate blocks diffusion
• Polysilicon is better than metal for self-aligned gates because it doesn’t
melt during later processing
n+ Diffusion
p substrate
n well

N-diffusion cont…
• Strip off oxide to complete patterning step
nwell
psubstrate
n+
n+ n+

P-Diffusion
• Similar set of steps form p+ diffusion regions for pMOS source and drain
and substrate contact
p+ Diffusion
p substrate
n well
n+
n+ n+
p+
p+
p+

Contacts
• Now we need to wire together the devices
• Cover chip with thick field oxide
• Etch oxide where contact cuts are needed
Contact
p substrate
Thick field oxide
n well
n+
n+ n+
p+
p+
p+

Metallization
• Sputter on aluminum over whole wafer
• Pattern to remove excess metal, leaving wires
Metal
p substrate
Metal
Thick field oxide
n well
n+
n+ n+
p+
p+
p+

Bicmos technology
•BiCMOS' is an evolved semiconductor technology that integrates two formerly
separate semiconductor technologies - those of the bipolar junction transistor
and the CMOS transistor - in a single integrated circuit device.
•Bipolar junction transistors offer high speed, high gain, and low output
resistance, which are excellent properties for high-frequency analog amplifiers.
• CMOS technology offers high input resistance and is excellent for constructing
simple, low-power logic gates.

Bicmos structure

Bicmos technology process

Threshold voltage (Vt)
The voltage at which an MOS device begins to conduct ("turn on") is a threshold
voltage. The threshold voltage is a function of following parameters:
Gate conductor material
Gate insulator material
Gate insulator thickness
Impurity at the silicon-insulator interface
Voltage between the source and the substrate Vsb
 Temperature

Sub-Threshold Behavior
• For gate voltage less than the threshold – weak inversion
• Diffusion is dominant current mechanism (not drift)
  kT
q
kT
qV
kT
i
n
D
s
D
B
e
e
L
e
n
qAD
I /
/
/
1 





•Sub-threshold current is exponential function of applied gate voltage
•Sub-threshold current gets larger for smaller gates (L)

Channel Length Modulation
 With pinch-off the channel at the point y such that Vc(y)=VGS - VT0, The
effective channel length is equal to L’ = L – ΔL
ΔL is the length of channel segment over which QI=0.
 Place L’ in the ID(SAT) equation:
2
0
)
( )
(
2
V
V
L
W
C
I T
GS
ox
n
SAT
D 



Fig2 .Illustrating channel length modulation

Mobility
• Drain current model assumed constant mobility in channel
• Mobility of channel less than bulk – surface scattering
• Mobility depends on gate voltage – carriers in inversion channel are
attracted to gate – increased surface scattering – reduced mobility

Drain punch through
•Punch through in a MOSFET is an extreme case of channel length modulation
where the depletion layers around the drain and source regions merge into a
single depletion region.
•The field underneath the gate then becomes strongly dependent on the drain-
source voltage, as is the drain current.
•Punch through causes a rapidly increasing current with increasing drain-source
voltage.
•This effect is undesirable as it increases the output conductance and limits the
maximum operating voltage of the device

CMOS(Complementary metal oxide semiconductor)
NOT gate
(inverter)

Vin = 0
Vout = 1
Vin = 1
Vout = 0
CMOS

Cmos Inverter Dc Characteristics
Figure shows five regions namely region A, B, C, D & E. also we have shown a
dotted curve which is the current that is drawn by the inverter.

The output in this region is High because the P device is OFF and n device is
ON.
In region A, NMOS is cutoff region and PMOS is on, therefore output is logic
high.
Region A
Fig 3.Ciruit illustrating Region a

Region B:
In this region PMOS :linear region and
NMOS: saturation region.
The expression for the NMOS current is
Equivalent circuit in Region B
PMOS current is
Output voltage is
Fig 4.Ciruit illustrating Region B

Region C:
•Both n and p transistors :saturation region.
•we can equate both the currents and we can
obtain the expression for the mid point voltage or
switching point voltage of a inverter.
•The corresponding equations for nmos, pmos and
switching point are as follows:
Equivalent circuit in
Region C
Fig 5.Ciruit illustrating Region C

Region D
•P transistor :saturation region
•n transistor :linear region
Fig 6.Ciruit illustrating Region D

7.1.5 Region E:
The output in this region is zero.
P device :OFF and n device : ON.
Fig 7.Ciruit illustrating Region E

Influence of ßn/ßp on the VTC characteristics:
The characteristics shifts left if the ratio of
ßn/ßp is greater than 1(say 10). The curve
shifts right if the ratio of ßn/ßp is lesser
than 1(say 0.1).

•Noise margin is a parameter related to
input output characteristics.
•It determines the allowable noise
voltage on the input so that the output is
not affected. We will specify it in terms of
two things:
LOW noise margin NM L =|VILmax –
VOLmax|
HIGH noise margin NMH=|Vohmin –
VIHmin|
Noise Margin:

Static Load MOS inverters
This circuit uses a resistive load and current source load inverter. Usually resistive
load inverters are not preferred because of the power consumption and area issues.

Pseudo-NMOS inverter:
This circuit uses the load device which is p device and is made to turn on always
by connecting the gate terminal to the ground.
Power consumption is High compared to CMOS inverter particularly when NMOS
device is ON because the p load device is always ON.

Saturated load inverter:
•The load device is an nMOS transistor in the saturated load inverter.
•This type of inverter was used in nMOS technologies prior to the availability of
nMOS depletion loads.

Pass transistors
We have n and p pass transistors.
N pass transistor p pass transistor

Transmission gates(TGs)
It’s a parallel combination of pmos and nmos transistor with the gates connected
to a complementary input. The disadvantages weak 0 and weak 1 can be overcome
by using a TG instead of pass transistors.
When
¢=’0’ n and p device off, Vin=0 or 1, Vo=’Z’
When
¢=’1’ n and p device on, Vin=0 or 1, Vo=0 or 1 , where ‘Z’ is high
impedance.

Tristate Inverter:
By cascading a transmission gate with an inverter the tristate inverter circuit
can be obtained. The working can be explained with the help of the circuit.
The two circuits are the same only difference is the way they are written.
When CL is zero the output of the inverter is in tristate condition. When CL is
high the output is Z is the inversion of the input A

Production of E-beam masks

VLSI-mosfet-construction engineering ECE

Recommended

Recommended

More Related Content

Similar to VLSI-mosfet-construction engineering ECE

Similar to VLSI-mosfet-construction engineering ECE (20)

More from jpradha86

More from jpradha86 (14)

Recently uploaded

Recently uploaded (20)

VLSI-mosfet-construction engineering ECE