SlideShare a Scribd company logo
CS304PC:Computer Organization
and Architecture (R18 II(I sem))
Department of computer science and engineering
(AI/ML)
Session 9
by
Asst.Prof.M.Gokilavani
VITS
1/12/2023 Department of CSE (AI/ML) 1
TEXTBOOK:
• 1. Computer System Architecture – M. Moris Mano, Third Edition,
Pearson/PHI.
REFERENCES:
• Computer Organization – Car Hamacher, Zvonks Vranesic, Safea
Zaky, Vth Edition, McGraw Hill.
• Computer Organization and Architecture – William Stallings Sixth
Edition, Pearson/PHI.
• Structured Computer Organization – Andrew S. Tanenbaum, 4th
Edition, PHI/Pearson.
1/12/2023 Department of CSE (AI/ML) 2
Unit II
Microprogrammed Control: Control memory, Address sequencing,
micro program example, Design of Control unit .
Central Processing Unit : General Register Organization, Stack
organization, Instruction formats, Addressing modes, Data Transfer and
Manipulation, Program Control.
1/12/2023 Department of CSE (AI/ML) 3
Topics covered in session 7
1/12/2023 Department of CSE (AI/ML) 4
• Microprogrammed Control
• Control memory
• Address sequencing
• Micro program example
• Design of Control unit
Micro program Example
• Once the configuration of a computer and its micro programmed
control unit is established, the designer’s task is to generate the
microcode foe the control memory.
• This code generation is called micro programming and is a process
similar to conventional machine language programming.
1/12/2023 Department of CSE (AI/ML) 5
Computer Hardware Configuration
• It consists of two memory units: a main memory for storing instruction
and data, and a control memory for storing the micro program.
• Four registers are associated with the processor unit and two with the
control unit.
• The processor registers are program counter PC, address register AR,
data register DR, and accumulator register AC.
• The control unit has a control address register CAR and a subroutine
register SBR.
• The control memory and its registers are organized as a
microprogrammed control units.
1/12/2023 Department of CSE (AI/ML) 6
1/12/2023 Department of CSE (AI/ML) 7
Instruction Format
• It consists of three fields: a 1-bit field for indirect addressing
symbolized by I me, a 4-bit operation code(opcode), and an 11-bit
address field.
• Lists of four of the 16 possible memory-reference instructions.
• The ADD instruction adds the content of the operand found in the
effective address to the content of AC.
• The BRANCH instruction causes a branch to the effective address if
the operand in AC is negative.
1/12/2023 Department of CSE (AI/ML) 8
• The STORE instruction transfer the content of AC into the memory
word specified by the effective address.
• The EXCHANGE instruction swaps the data between AC and the
memory word specified by the affective address.
1/12/2023 Department of CSE (AI/ML) 9
Microinstruction format
• The microinstruction format for the control memory. The 20 bits of the
microinstruction are divided into four functional parts. The three fields
F₁,F₂, and F₃ specify microoperations for the computer.
1/12/2023 Department of CSE (AI/ML) 10
i. Microoperations: The microoperations are subdivided into three
fields of three bits each.
• The three bits in each field are encoded to specify seven distinct
microoperations.
• This gives a total of 21 micro-operations.
• No more than three micro-operations can be chosen for a
microinstruction, one from each field.
• If fewer than three micro-operations are used, one or more of
the fields will use the binary code 000 for no operation.
• As an illustration, a microinstruction can specify two
simultaneous micro-operations from F2 and F3 and none
from F1.
1/12/2023 Department of CSE (AI/ML) 11
• Each micro-operation in Table is defined with a register transfer
statement and is assigned a symbol for use in a symbolic microprogram.
•All transfer-type micro-operations symbols use five letters. The first two
letters designate the source register, the third letter is always a T, and the
last two letters designate the destination register.
•For example, the micro-operation that specifies the transfer
has the symbol DRTAC, which stands for a transfer from DR to AC.
1/12/2023 Department of CSE (AI/ML) 12
ii. Condition field: The CD field consists of two bits which are encoded
to specify four status bit conditions. The first condition is always a 1, so
that a reference to CD=00 will always find the condition to be true.
1/12/2023 Department of CSE (AI/ML) 13
iii. Branch field: The BR field consists of two bits. It is used, in
conjunction with the address field AD, to choose the address of the next
microinstruction. When BR=00, the control performs a jump(JMP)
operation, and when BR=01, it performs a call to subroutine operation.
1/12/2023 Department of CSE (AI/ML) 14
 Each of the three microoperation fields can specify one of seven possibilities.
 No more than three microoperations can be chosen for a microinstruction.
 If fewer than three are needed, the code 000 = NOP.
 The three bits in each field are encoded to specify seven distinct microoperations listed
in below table.
1/12/2023 Department of CSE (AI/ML) 15
Symbolic Microinstructions
• A microprogram is to define symbols for each field of the
microinstruction and to give users the capability for defining their own
symbolic addresses.
1. The label field may be empty, or it may specify a symbolic
address. A label is terminated with a colon(:).
2. The microoperations field consists of one, two, or three
symbols, separated by commas. There may be no more then one
symbol from each F field.
3. The CD field has one of the letters U,I,S, or Z.
4. The BR field contains one of the four symbols.
1/12/2023 Department of CSE (AI/ML) 16
5. The AD field specifies a value for the address field of the
microinstruction in one of three possible ways:
a. With a symbolic address, which must also appear as a label.
b. With the symbol NEXT to designate the next address in
sequence.
c. When the BR field contains a RET or MAP symbol, the AD
field is left empty and is converted to seven zeros by the
assembler.
ORG: We will use also the pseudo instruction ORG to define the origin,
or first address, of a micro program routine.
1/12/2023 Department of CSE (AI/ML) 17
Fetch Routine
• The control memory has 128 words, and each word contains 20 bits.
To microprogram the control memory, it is necessary to determine the
bit values of each of the 128 words. The first 64 bits words are to be
occupied by the routines for the 16 instruction.
• Fetch and decode: The fetch routine needs three microinstructions,
which are placed in control memory at addresses 64, 65, and 66.
1/12/2023 Department of CSE (AI/ML) 18
Fetch Routine
• The executed of the third microinstruction in the fetch routine results
in a branch to address 0xxxx00, where xxxx are the four bits of the
operation code.
• In each routine we must provide microinstruction for evaluating the
effective address and for executing the instruction. The indirect
address mode is associated with all memory-reference instructions.
• Execution of instruction: The execution of the ADD instruction is
carried out by the microinstruction at addresses. microinstruction reads
the operand from memory into DR. microinstruction performs an add
microoperation with the content of DR and AC and then jumps back to
the beginning of the fetch routine.
1/12/2023 Department of CSE (AI/ML) 19
Binary Micro program
• The symbolic microprogram is a convenient from for writing
microprograms in a way that people can read and understand.
• But this not the way that the microprogram is stored in memory.
• The symbolic microprogram must be translated to binary either by
means of an assembler program or by the user.
• Control memory: The binary microprogram listed in the word
content of the control memory. When a ROM is used for the control
memory, the microprogram binary list provides the truth table for
fabricating the unit.
1/12/2023 Department of CSE (AI/ML) 20
Topics to be covered in next session 10
• Design of Control Unit
1/12/2023 Department of CSE (AI/ML) 21
Thank you!!!

More Related Content

Similar to CS304PC:Computer Organization and Architecture session 9 microprogram example.pptx

Bt0068
Bt0068Bt0068
Bt0068
Simpaly Jha
 
U proc ovw
U proc ovwU proc ovw
U proc ovw
Brit4
 
All nsbm exam papers
All nsbm exam papersAll nsbm exam papers
All nsbm exam papers
Thevapriyan Shanmugam
 
Computer engineering - overview of microprocessors
Computer engineering - overview of microprocessorsComputer engineering - overview of microprocessors
Computer engineering - overview of microprocessors
EkeedaPvtLtd
 
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptxCS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
Asst.prof M.Gokilavani
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
Susam Pal
 
MPMC all units .pdf
MPMC all units .pdfMPMC all units .pdf
MPMC all units .pdf
RishaSingh26
 
A Novel Architecture Design & Characterization of CAM Controller IP Core with...
A Novel Architecture Design & Characterization of CAM Controller IP Core with...A Novel Architecture Design & Characterization of CAM Controller IP Core with...
A Novel Architecture Design & Characterization of CAM Controller IP Core with...
idescitation
 
pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.ppt
SaurabhPorwal14
 
Error Detection and Correction in SRAM Cell Using Decimal Matrix Code
Error Detection and Correction in SRAM Cell Using Decimal Matrix CodeError Detection and Correction in SRAM Cell Using Decimal Matrix Code
Error Detection and Correction in SRAM Cell Using Decimal Matrix Code
iosrjce
 
Computer org Architecture module2 ppt.pdf
Computer org Architecture module2 ppt.pdfComputer org Architecture module2 ppt.pdf
Computer org Architecture module2 ppt.pdf
TSANKARARAO
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
kot seelam
 
microprocessor
 microprocessor microprocessor
microprocessor
ATTO RATHORE
 
rohini.pdf
rohini.pdfrohini.pdf
rohini.pdf
KarthikKeyan686857
 
Microprocessor note
Microprocessor noteMicroprocessor note
Microprocessor note
alokbhatta
 
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODELANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
VLSICS Design
 
CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...
CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...
CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...
Asst.prof M.Gokilavani
 
Module 1 8086
Module 1 8086Module 1 8086
Module 1 8086
Deepak John
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdf
SaralaT3
 

Similar to CS304PC:Computer Organization and Architecture session 9 microprogram example.pptx (20)

Bt0068
Bt0068Bt0068
Bt0068
 
U proc ovw
U proc ovwU proc ovw
U proc ovw
 
All nsbm exam papers
All nsbm exam papersAll nsbm exam papers
All nsbm exam papers
 
Computer engineering - overview of microprocessors
Computer engineering - overview of microprocessorsComputer engineering - overview of microprocessors
Computer engineering - overview of microprocessors
 
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptxCS304PC:Computer Organization and Architecture Session 2 Registers .pptx
CS304PC:Computer Organization and Architecture Session 2 Registers .pptx
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
 
MPMC all units .pdf
MPMC all units .pdfMPMC all units .pdf
MPMC all units .pdf
 
A Novel Architecture Design & Characterization of CAM Controller IP Core with...
A Novel Architecture Design & Characterization of CAM Controller IP Core with...A Novel Architecture Design & Characterization of CAM Controller IP Core with...
A Novel Architecture Design & Characterization of CAM Controller IP Core with...
 
pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.ppt
 
Error Detection and Correction in SRAM Cell Using Decimal Matrix Code
Error Detection and Correction in SRAM Cell Using Decimal Matrix CodeError Detection and Correction in SRAM Cell Using Decimal Matrix Code
Error Detection and Correction in SRAM Cell Using Decimal Matrix Code
 
Ch3
Ch3Ch3
Ch3
 
Computer org Architecture module2 ppt.pdf
Computer org Architecture module2 ppt.pdfComputer org Architecture module2 ppt.pdf
Computer org Architecture module2 ppt.pdf
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
 
microprocessor
 microprocessor microprocessor
microprocessor
 
rohini.pdf
rohini.pdfrohini.pdf
rohini.pdf
 
Microprocessor note
Microprocessor noteMicroprocessor note
Microprocessor note
 
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODELANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
 
CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...
CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...
CS304PC:Computer Organization and Architecture Session 28 Direct memory acces...
 
Module 1 8086
Module 1 8086Module 1 8086
Module 1 8086
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdf
 

More from Asst.prof M.Gokilavani

CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
Asst.prof M.Gokilavani
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
Asst.prof M.Gokilavani
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Asst.prof M.Gokilavani
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Asst.prof M.Gokilavani
 
IT8073_Information Security_UNIT I _.pdf
IT8073_Information Security_UNIT I _.pdfIT8073_Information Security_UNIT I _.pdf
IT8073_Information Security_UNIT I _.pdf
Asst.prof M.Gokilavani
 
IT8073 _Information Security _UNIT I Full notes
IT8073 _Information Security _UNIT I Full notesIT8073 _Information Security _UNIT I Full notes
IT8073 _Information Security _UNIT I Full notes
Asst.prof M.Gokilavani
 
GE3151 PSPP UNIT IV QUESTION BANK.docx.pdf
GE3151 PSPP UNIT IV QUESTION BANK.docx.pdfGE3151 PSPP UNIT IV QUESTION BANK.docx.pdf
GE3151 PSPP UNIT IV QUESTION BANK.docx.pdf
Asst.prof M.Gokilavani
 
GE3151 PSPP UNIT III QUESTION BANK.docx.pdf
GE3151 PSPP UNIT III QUESTION BANK.docx.pdfGE3151 PSPP UNIT III QUESTION BANK.docx.pdf
GE3151 PSPP UNIT III QUESTION BANK.docx.pdf
Asst.prof M.Gokilavani
 
GE3151 UNIT II Study material .pdf
GE3151 UNIT II Study material .pdfGE3151 UNIT II Study material .pdf
GE3151 UNIT II Study material .pdf
Asst.prof M.Gokilavani
 
GE3151 PSPP All unit question bank.pdf
GE3151 PSPP All unit question bank.pdfGE3151 PSPP All unit question bank.pdf
GE3151 PSPP All unit question bank.pdf
Asst.prof M.Gokilavani
 
GE3151_PSPP_All unit _Notes
GE3151_PSPP_All unit _NotesGE3151_PSPP_All unit _Notes
GE3151_PSPP_All unit _Notes
Asst.prof M.Gokilavani
 
GE3151_PSPP_UNIT_5_Notes
GE3151_PSPP_UNIT_5_NotesGE3151_PSPP_UNIT_5_Notes
GE3151_PSPP_UNIT_5_Notes
Asst.prof M.Gokilavani
 
GE3151_PSPP_UNIT_4_Notes
GE3151_PSPP_UNIT_4_NotesGE3151_PSPP_UNIT_4_Notes
GE3151_PSPP_UNIT_4_Notes
Asst.prof M.Gokilavani
 
GE3151_PSPP_UNIT_3_Notes
GE3151_PSPP_UNIT_3_NotesGE3151_PSPP_UNIT_3_Notes
GE3151_PSPP_UNIT_3_Notes
Asst.prof M.Gokilavani
 
GE3151_PSPP_UNIT_2_Notes
GE3151_PSPP_UNIT_2_NotesGE3151_PSPP_UNIT_2_Notes
GE3151_PSPP_UNIT_2_Notes
Asst.prof M.Gokilavani
 
AI3391 Artificial intelligence Unit IV Notes _ merged.pdf
AI3391 Artificial intelligence Unit IV Notes _ merged.pdfAI3391 Artificial intelligence Unit IV Notes _ merged.pdf
AI3391 Artificial intelligence Unit IV Notes _ merged.pdf
Asst.prof M.Gokilavani
 
AI3391 Artificial intelligence Session 29 Forward and backward chaining.pdf
AI3391 Artificial intelligence Session 29 Forward and backward chaining.pdfAI3391 Artificial intelligence Session 29 Forward and backward chaining.pdf
AI3391 Artificial intelligence Session 29 Forward and backward chaining.pdf
Asst.prof M.Gokilavani
 
AI3391 Artificial intelligence Session 28 Resolution.pptx
AI3391 Artificial intelligence Session 28 Resolution.pptxAI3391 Artificial intelligence Session 28 Resolution.pptx
AI3391 Artificial intelligence Session 28 Resolution.pptx
Asst.prof M.Gokilavani
 
AI3391 Artificial intelligence session 27 inference and unification.pptx
AI3391 Artificial intelligence session 27 inference and unification.pptxAI3391 Artificial intelligence session 27 inference and unification.pptx
AI3391 Artificial intelligence session 27 inference and unification.pptx
Asst.prof M.Gokilavani
 
AI3391 Artificial Intelligence Session 26 First order logic.pptx
AI3391 Artificial Intelligence Session 26 First order logic.pptxAI3391 Artificial Intelligence Session 26 First order logic.pptx
AI3391 Artificial Intelligence Session 26 First order logic.pptx
Asst.prof M.Gokilavani
 

More from Asst.prof M.Gokilavani (20)

CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
IT8073_Information Security_UNIT I _.pdf
IT8073_Information Security_UNIT I _.pdfIT8073_Information Security_UNIT I _.pdf
IT8073_Information Security_UNIT I _.pdf
 
IT8073 _Information Security _UNIT I Full notes
IT8073 _Information Security _UNIT I Full notesIT8073 _Information Security _UNIT I Full notes
IT8073 _Information Security _UNIT I Full notes
 
GE3151 PSPP UNIT IV QUESTION BANK.docx.pdf
GE3151 PSPP UNIT IV QUESTION BANK.docx.pdfGE3151 PSPP UNIT IV QUESTION BANK.docx.pdf
GE3151 PSPP UNIT IV QUESTION BANK.docx.pdf
 
GE3151 PSPP UNIT III QUESTION BANK.docx.pdf
GE3151 PSPP UNIT III QUESTION BANK.docx.pdfGE3151 PSPP UNIT III QUESTION BANK.docx.pdf
GE3151 PSPP UNIT III QUESTION BANK.docx.pdf
 
GE3151 UNIT II Study material .pdf
GE3151 UNIT II Study material .pdfGE3151 UNIT II Study material .pdf
GE3151 UNIT II Study material .pdf
 
GE3151 PSPP All unit question bank.pdf
GE3151 PSPP All unit question bank.pdfGE3151 PSPP All unit question bank.pdf
GE3151 PSPP All unit question bank.pdf
 
GE3151_PSPP_All unit _Notes
GE3151_PSPP_All unit _NotesGE3151_PSPP_All unit _Notes
GE3151_PSPP_All unit _Notes
 
GE3151_PSPP_UNIT_5_Notes
GE3151_PSPP_UNIT_5_NotesGE3151_PSPP_UNIT_5_Notes
GE3151_PSPP_UNIT_5_Notes
 
GE3151_PSPP_UNIT_4_Notes
GE3151_PSPP_UNIT_4_NotesGE3151_PSPP_UNIT_4_Notes
GE3151_PSPP_UNIT_4_Notes
 
GE3151_PSPP_UNIT_3_Notes
GE3151_PSPP_UNIT_3_NotesGE3151_PSPP_UNIT_3_Notes
GE3151_PSPP_UNIT_3_Notes
 
GE3151_PSPP_UNIT_2_Notes
GE3151_PSPP_UNIT_2_NotesGE3151_PSPP_UNIT_2_Notes
GE3151_PSPP_UNIT_2_Notes
 
AI3391 Artificial intelligence Unit IV Notes _ merged.pdf
AI3391 Artificial intelligence Unit IV Notes _ merged.pdfAI3391 Artificial intelligence Unit IV Notes _ merged.pdf
AI3391 Artificial intelligence Unit IV Notes _ merged.pdf
 
AI3391 Artificial intelligence Session 29 Forward and backward chaining.pdf
AI3391 Artificial intelligence Session 29 Forward and backward chaining.pdfAI3391 Artificial intelligence Session 29 Forward and backward chaining.pdf
AI3391 Artificial intelligence Session 29 Forward and backward chaining.pdf
 
AI3391 Artificial intelligence Session 28 Resolution.pptx
AI3391 Artificial intelligence Session 28 Resolution.pptxAI3391 Artificial intelligence Session 28 Resolution.pptx
AI3391 Artificial intelligence Session 28 Resolution.pptx
 
AI3391 Artificial intelligence session 27 inference and unification.pptx
AI3391 Artificial intelligence session 27 inference and unification.pptxAI3391 Artificial intelligence session 27 inference and unification.pptx
AI3391 Artificial intelligence session 27 inference and unification.pptx
 
AI3391 Artificial Intelligence Session 26 First order logic.pptx
AI3391 Artificial Intelligence Session 26 First order logic.pptxAI3391 Artificial Intelligence Session 26 First order logic.pptx
AI3391 Artificial Intelligence Session 26 First order logic.pptx
 

Recently uploaded

digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
drwaing
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
Kamal Acharya
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
camseq
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Christina Lin
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
obonagu
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
Mukeshwaran Balu
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
Kamal Acharya
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
aqil azizi
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
Madan Karki
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
zwunae
 

Recently uploaded (20)

digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
 
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesHarnessing WebAssembly for Real-time Stateless Streaming Pipelines
Harnessing WebAssembly for Real-time Stateless Streaming Pipelines
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
 
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
ACRP 4-09 Risk Assessment Method to Support Modification of Airfield Separat...
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
 

CS304PC:Computer Organization and Architecture session 9 microprogram example.pptx

  • 1. CS304PC:Computer Organization and Architecture (R18 II(I sem)) Department of computer science and engineering (AI/ML) Session 9 by Asst.Prof.M.Gokilavani VITS 1/12/2023 Department of CSE (AI/ML) 1
  • 2. TEXTBOOK: • 1. Computer System Architecture – M. Moris Mano, Third Edition, Pearson/PHI. REFERENCES: • Computer Organization – Car Hamacher, Zvonks Vranesic, Safea Zaky, Vth Edition, McGraw Hill. • Computer Organization and Architecture – William Stallings Sixth Edition, Pearson/PHI. • Structured Computer Organization – Andrew S. Tanenbaum, 4th Edition, PHI/Pearson. 1/12/2023 Department of CSE (AI/ML) 2
  • 3. Unit II Microprogrammed Control: Control memory, Address sequencing, micro program example, Design of Control unit . Central Processing Unit : General Register Organization, Stack organization, Instruction formats, Addressing modes, Data Transfer and Manipulation, Program Control. 1/12/2023 Department of CSE (AI/ML) 3
  • 4. Topics covered in session 7 1/12/2023 Department of CSE (AI/ML) 4 • Microprogrammed Control • Control memory • Address sequencing • Micro program example • Design of Control unit
  • 5. Micro program Example • Once the configuration of a computer and its micro programmed control unit is established, the designer’s task is to generate the microcode foe the control memory. • This code generation is called micro programming and is a process similar to conventional machine language programming. 1/12/2023 Department of CSE (AI/ML) 5
  • 6. Computer Hardware Configuration • It consists of two memory units: a main memory for storing instruction and data, and a control memory for storing the micro program. • Four registers are associated with the processor unit and two with the control unit. • The processor registers are program counter PC, address register AR, data register DR, and accumulator register AC. • The control unit has a control address register CAR and a subroutine register SBR. • The control memory and its registers are organized as a microprogrammed control units. 1/12/2023 Department of CSE (AI/ML) 6
  • 7. 1/12/2023 Department of CSE (AI/ML) 7
  • 8. Instruction Format • It consists of three fields: a 1-bit field for indirect addressing symbolized by I me, a 4-bit operation code(opcode), and an 11-bit address field. • Lists of four of the 16 possible memory-reference instructions. • The ADD instruction adds the content of the operand found in the effective address to the content of AC. • The BRANCH instruction causes a branch to the effective address if the operand in AC is negative. 1/12/2023 Department of CSE (AI/ML) 8
  • 9. • The STORE instruction transfer the content of AC into the memory word specified by the effective address. • The EXCHANGE instruction swaps the data between AC and the memory word specified by the affective address. 1/12/2023 Department of CSE (AI/ML) 9
  • 10. Microinstruction format • The microinstruction format for the control memory. The 20 bits of the microinstruction are divided into four functional parts. The three fields F₁,F₂, and F₃ specify microoperations for the computer. 1/12/2023 Department of CSE (AI/ML) 10
  • 11. i. Microoperations: The microoperations are subdivided into three fields of three bits each. • The three bits in each field are encoded to specify seven distinct microoperations. • This gives a total of 21 micro-operations. • No more than three micro-operations can be chosen for a microinstruction, one from each field. • If fewer than three micro-operations are used, one or more of the fields will use the binary code 000 for no operation. • As an illustration, a microinstruction can specify two simultaneous micro-operations from F2 and F3 and none from F1. 1/12/2023 Department of CSE (AI/ML) 11
  • 12. • Each micro-operation in Table is defined with a register transfer statement and is assigned a symbol for use in a symbolic microprogram. •All transfer-type micro-operations symbols use five letters. The first two letters designate the source register, the third letter is always a T, and the last two letters designate the destination register. •For example, the micro-operation that specifies the transfer has the symbol DRTAC, which stands for a transfer from DR to AC. 1/12/2023 Department of CSE (AI/ML) 12
  • 13. ii. Condition field: The CD field consists of two bits which are encoded to specify four status bit conditions. The first condition is always a 1, so that a reference to CD=00 will always find the condition to be true. 1/12/2023 Department of CSE (AI/ML) 13
  • 14. iii. Branch field: The BR field consists of two bits. It is used, in conjunction with the address field AD, to choose the address of the next microinstruction. When BR=00, the control performs a jump(JMP) operation, and when BR=01, it performs a call to subroutine operation. 1/12/2023 Department of CSE (AI/ML) 14
  • 15.  Each of the three microoperation fields can specify one of seven possibilities.  No more than three microoperations can be chosen for a microinstruction.  If fewer than three are needed, the code 000 = NOP.  The three bits in each field are encoded to specify seven distinct microoperations listed in below table. 1/12/2023 Department of CSE (AI/ML) 15
  • 16. Symbolic Microinstructions • A microprogram is to define symbols for each field of the microinstruction and to give users the capability for defining their own symbolic addresses. 1. The label field may be empty, or it may specify a symbolic address. A label is terminated with a colon(:). 2. The microoperations field consists of one, two, or three symbols, separated by commas. There may be no more then one symbol from each F field. 3. The CD field has one of the letters U,I,S, or Z. 4. The BR field contains one of the four symbols. 1/12/2023 Department of CSE (AI/ML) 16
  • 17. 5. The AD field specifies a value for the address field of the microinstruction in one of three possible ways: a. With a symbolic address, which must also appear as a label. b. With the symbol NEXT to designate the next address in sequence. c. When the BR field contains a RET or MAP symbol, the AD field is left empty and is converted to seven zeros by the assembler. ORG: We will use also the pseudo instruction ORG to define the origin, or first address, of a micro program routine. 1/12/2023 Department of CSE (AI/ML) 17
  • 18. Fetch Routine • The control memory has 128 words, and each word contains 20 bits. To microprogram the control memory, it is necessary to determine the bit values of each of the 128 words. The first 64 bits words are to be occupied by the routines for the 16 instruction. • Fetch and decode: The fetch routine needs three microinstructions, which are placed in control memory at addresses 64, 65, and 66. 1/12/2023 Department of CSE (AI/ML) 18
  • 19. Fetch Routine • The executed of the third microinstruction in the fetch routine results in a branch to address 0xxxx00, where xxxx are the four bits of the operation code. • In each routine we must provide microinstruction for evaluating the effective address and for executing the instruction. The indirect address mode is associated with all memory-reference instructions. • Execution of instruction: The execution of the ADD instruction is carried out by the microinstruction at addresses. microinstruction reads the operand from memory into DR. microinstruction performs an add microoperation with the content of DR and AC and then jumps back to the beginning of the fetch routine. 1/12/2023 Department of CSE (AI/ML) 19
  • 20. Binary Micro program • The symbolic microprogram is a convenient from for writing microprograms in a way that people can read and understand. • But this not the way that the microprogram is stored in memory. • The symbolic microprogram must be translated to binary either by means of an assembler program or by the user. • Control memory: The binary microprogram listed in the word content of the control memory. When a ROM is used for the control memory, the microprogram binary list provides the truth table for fabricating the unit. 1/12/2023 Department of CSE (AI/ML) 20
  • 21. Topics to be covered in next session 10 • Design of Control Unit 1/12/2023 Department of CSE (AI/ML) 21 Thank you!!!