The document proposes a design for an efficient multiply accumulate (MAC) unit using an algorithm based on Vedic mathematics. It describes the design of a 16-bit multiplier based on a novel 2x2 multiplier building block. Simulation and synthesis results show that the proposed 16-bit MAC unit designed using the Vedic multiplier has lower computation time and resource utilization compared to conventional MAC units.