SlideShare a Scribd company logo
ARAM ASATRYAN
R&D Senior Analog/Mixed Signal IC Design Engineer
43 Andraniki street apt.41, Yerevan, Armenia, ZIP 0034
Cell: +(374)99-880-223
Email:aramas0902@gmail.com
___________________________________
TECHNICAL SKILLS _______________________________________________
 Analog/mixed-signal engineer with 5+ years of industrial experience with primary focus on the design of
high-speed serial interfaces (USB 2.0, OTG, HSIC, BC1.2,PCI, USB 3.0,MIPI-DPHY, DISPLAYPORT).
 5+ years of analog/mixed-signal macro electronics experience - power, automotive and industrial electronics.
 Strong academic background in microelectronics, semiconductor physics, IC design flow and product cycle,
VLSI design.
 Design of analog building blocks ( AC/DC,DC/DC converters, PLL, SERDES, High Speed RX/TX Drivers,
Crystal Oscillators, Relaxation Oscillators, full on chip Precision Current References, Comparators, Level-
Shifters , Voltage Regulators, Bandgap References, High Voltage Switching System, IO, etc.) . Significant
experience in overvoltage protection techniques.
 1+ years of block level and top level analog layout design experience (up to 20nm CMOS)..
 Experience in deep submicron planar CMOS and FinFet. CMOS analog design in most fabs and processes.
 Solid experience in Synopsys design environment and tools (HSPICE, XA,Custom Designer SE, Cosmos
SE/LE, HSIM, Hercules, Star-RCXT, CosmosScope, etc)
 Experience in system verification, including modeling with Reliability and EM/IR-Drop analysis for
analog/mixed-signal circuits.
 Expertise in developing documentation/reports.
 Strong team player with leadership qualities and ability to work independently. Strong sense of personal
responsibility.
 Highly creative in design process. Comprehensive approach during design process (classic and novel
solutions for assigned task).
 Highly motivated, quick learner with multitask skills.
 Outstanding communication, interpersonal and time management skills.
______________________________
PROFESSIONAL EXPERIENCE ____________________________________
SYNOPSYS INC.
Yerevan, Armenia
Senior R&D Design Engineer 05/2011 – Present
Responsibilities
 Block level circuit design and architectural implementation for USB2, PCI, BC1.2, OTG2.0, USB3.0,MIPI-
DPHY, DISPLAYPORT.
 System level signal integrity analysis. The goal was to check the feasibility of LINK to PHY interface
specification which was under development at that time.
 Top level layout routing planning and checking.
 Front-end design and layout supervision of the analog parts of USB2.0 including the TX/RX, squelch
detector, single ended comparator, voltage regulators in technologies spanning from 55nm to 28nm.
 Responsible for after fabrication issues debug of USB 2.0 product in 55nm and below. Modeling of silicon
failure, design change proposal, management a small team (2 people) to fix the design.
 Writing external and internal documents for new circuit design and architectures
 Performing analog and mixed-signal circuit analysis by using hand calculation and computer simulation with
tools, such as HSPICE, FineSim, XA, NanoSim.
 Responsible for scheduling design tasks and goals. Performing the tasks from customer special requirements,
generating new data sheets, design notes and assigning tasks to designers.
 Review problems and formulate rearrangement as a team lead.
RAO MARS JSC
Yerevan, Armenia
Senior Electronics Design Engineer 02/2002 – 10/2008
Responsibilities
 Macro analog and digital design, architectural implementation for digital controlled power supplies, power
AC-AC converters (3PhX380V-50Hz to 3PhX128V-400Hz), PWL controllers, PIC processors.
 Layout routing, planning, executing for up to 4 layers PCB.
 Writing external and internal documents for new circuit design and architectures.
 Perform analog and mixed-signal circuit analysis by using hand calculation, verification and debugging with
digital analyzer and multi-channel oscilloscope on PCB.
 Debugging and analyzing.
Technical cooperation in this role
Powervamp Ltd (Weston-super-Mare, United Kingdom) 10/2006-12/2007
 Investigated problems of aviation ground supplies. The problem was related to high output load
driving capability. In this condition the power supplies were malfunctioning. As a result of
investigation schematic design was improved and hit dissipation construction was optimized.
 Analyzed AC-AC power converter schematic and construction. As a result recommendations to
optimize the performance and case construction (to decrease the weight, geometric sizes and
increase mobility) were given.
_______________________________________________
EDUCATION ______________________________________________
Trainings
 VSLI design, scripts Perl ,TCL (Yerevan, RA). 02/09-30/11 2010
 Awarded Diploma on EWDTS’15 Symposium and outstanding contribution in Design & Test. 29/09/2015
Theme: ”Accurate reference current generation method and circuit in CMOS”
University
 Yerevan State University (Yerevan, Armenia) 1992-1997
Master of Science: Physics of Semiconductors and Microelectronics
Thesis: “The Gunn diode effect on GaAs”
______________________________________________
INTERESTS _____________________________________________________
Applications in microelectronics. Power electronics, impulse power supplies (IGBT , integrated chips, power
MOSFETs). Energy regeneration (wind, solar, electro photochemical, Stirling engines). Automotive
electronics and devices.
_______________________________________________
LANGUAGES __________________________________________________
English (fluent), Russian (fluent), Armenian (native)
__________________________________________
COMPUTER SKILLS _____________________________________________
 EDA Tools
Custom Designer (SE/LE), Cosmos(SE/LE) , Saber Scope, Wave View, HSPICE , FineSim , XA,
NanoSim, Calibre , Hercules , ICV , HSIM, Matlab Simulink, NI Labview.
 Office Tools
MS Word, MS Excel ,MS Power Point, Nedit, Gimp, Corel Draw
 OS
Win 2000/NT ,Win Vista , Win7 , Linux Red Hat(KDE/ Gnome), Linux Ubuntu

More Related Content

What's hot

Rrb senior section engineer exam pattern syllabus 2014
Rrb senior section engineer exam pattern syllabus 2014Rrb senior section engineer exam pattern syllabus 2014
Rrb senior section engineer exam pattern syllabus 2014
Thomas Britto
 
Mohamed mokhtar cv
Mohamed mokhtar cvMohamed mokhtar cv
Mohamed mokhtar cv
Mohamed Mokhtar
 

What's hot (6)

Rrb senior section engineer exam pattern syllabus 2014
Rrb senior section engineer exam pattern syllabus 2014Rrb senior section engineer exam pattern syllabus 2014
Rrb senior section engineer exam pattern syllabus 2014
 
Bills New Resume
Bills New ResumeBills New Resume
Bills New Resume
 
GeorgeSaad_CV
GeorgeSaad_CVGeorgeSaad_CV
GeorgeSaad_CV
 
Bassem.Iskandar
Bassem.IskandarBassem.Iskandar
Bassem.Iskandar
 
Mohamed Aly
Mohamed AlyMohamed Aly
Mohamed Aly
 
Mohamed mokhtar cv
Mohamed mokhtar cvMohamed mokhtar cv
Mohamed mokhtar cv
 

Viewers also liked

Meida digipak analysis
Meida digipak analysis Meida digipak analysis
Meida digipak analysis
libbykirkk
 
Repositorios
RepositoriosRepositorios
Repositorios
JazzVillac
 
Planning A Connected Campus -- Security Today
Planning A Connected Campus -- Security TodayPlanning A Connected Campus -- Security Today
Planning A Connected Campus -- Security TodayKyle Gordon
 
Isla martinica
Isla martinicaIsla martinica
Isla martinica
darin serrano
 
تهران و زلزله کاهش خطر - کاهش خطر - کاهش خطر
تهران و زلزله کاهش خطر - کاهش خطر - کاهش خطرتهران و زلزله کاهش خطر - کاهش خطر - کاهش خطر
تهران و زلزله کاهش خطر - کاهش خطر - کاهش خطر
Hosseinieh Ershad Public Library
 
Formato disec3b1o-curricular
Formato disec3b1o-curricularFormato disec3b1o-curricular
Formato disec3b1o-curricular
analoa14
 
Apresentação azenka 7/2016 ( MATRIX 3 X7)
Apresentação azenka 7/2016 ( MATRIX 3 X7)Apresentação azenka 7/2016 ( MATRIX 3 X7)
Apresentação azenka 7/2016 ( MATRIX 3 X7)
Franquia Azenka Itaborai
 
Kegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh s
Kegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh sKegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh s
Kegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh sdwi angga teguh santoso
 
Profile final -AMAD8208205 FOR READING
Profile final -AMAD8208205 FOR READINGProfile final -AMAD8208205 FOR READING
Profile final -AMAD8208205 FOR READINGahmed saad
 
alphabet
alphabetalphabet

Viewers also liked (11)

Meida digipak analysis
Meida digipak analysis Meida digipak analysis
Meida digipak analysis
 
Repositorios
RepositoriosRepositorios
Repositorios
 
Planning A Connected Campus -- Security Today
Planning A Connected Campus -- Security TodayPlanning A Connected Campus -- Security Today
Planning A Connected Campus -- Security Today
 
Isla martinica
Isla martinicaIsla martinica
Isla martinica
 
تهران و زلزله کاهش خطر - کاهش خطر - کاهش خطر
تهران و زلزله کاهش خطر - کاهش خطر - کاهش خطرتهران و زلزله کاهش خطر - کاهش خطر - کاهش خطر
تهران و زلزله کاهش خطر - کاهش خطر - کاهش خطر
 
Formato disec3b1o-curricular
Formato disec3b1o-curricularFormato disec3b1o-curricular
Formato disec3b1o-curricular
 
Apresentação azenka 7/2016 ( MATRIX 3 X7)
Apresentação azenka 7/2016 ( MATRIX 3 X7)Apresentação azenka 7/2016 ( MATRIX 3 X7)
Apresentação azenka 7/2016 ( MATRIX 3 X7)
 
Kegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh s
Kegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh sKegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh s
Kegiatan Laboratorium Lingkungan PT. Mutuagung Lestari Oleh Dwi Angga Teguh s
 
Profile final -AMAD8208205 FOR READING
Profile final -AMAD8208205 FOR READINGProfile final -AMAD8208205 FOR READING
Profile final -AMAD8208205 FOR READING
 
Technical Papers
Technical PapersTechnical Papers
Technical Papers
 
alphabet
alphabetalphabet
alphabet
 

Similar to Aram Asatryan CV

Resume
ResumeResume
CV-NITIN NIWARIYA _ Electrical _
CV-NITIN NIWARIYA _ Electrical _ CV-NITIN NIWARIYA _ Electrical _
CV-NITIN NIWARIYA _ Electrical _ Nitin Niwariya
 
NAVIWALA_Resume_161118
NAVIWALA_Resume_161118NAVIWALA_Resume_161118
NAVIWALA_Resume_161118Iqbal Naviwala
 
MaxResume2014NoPhone
MaxResume2014NoPhoneMaxResume2014NoPhone
MaxResume2014NoPhoneMax Bernhardt
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check ResumeBill Check
 
AC MOTOR CONTROL PROJECTS
AC MOTOR CONTROL PROJECTSAC MOTOR CONTROL PROJECTS
AC MOTOR CONTROL PROJECTS
maasarun
 
Ling resume
Ling resumeLing resume
Ling resume
Robert Ling III
 
Resume - Richard Shall
Resume - Richard ShallResume - Richard Shall
Resume - Richard ShallRick Shall
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resumeedwin vinoth
 

Similar to Aram Asatryan CV (20)

Resume
ResumeResume
Resume
 
CV-NITIN NIWARIYA _ Electrical _
CV-NITIN NIWARIYA _ Electrical _ CV-NITIN NIWARIYA _ Electrical _
CV-NITIN NIWARIYA _ Electrical _
 
Anbazhagan_Resume
Anbazhagan_ResumeAnbazhagan_Resume
Anbazhagan_Resume
 
K Singh CV 2015
K Singh CV 2015K Singh CV 2015
K Singh CV 2015
 
NAVIWALA_Resume_161118
NAVIWALA_Resume_161118NAVIWALA_Resume_161118
NAVIWALA_Resume_161118
 
JOVIN RESUME
JOVIN RESUMEJOVIN RESUME
JOVIN RESUME
 
MaxResume2014NoPhone
MaxResume2014NoPhoneMaxResume2014NoPhone
MaxResume2014NoPhone
 
Resume 2014
Resume 2014Resume 2014
Resume 2014
 
Resume 2014
Resume 2014Resume 2014
Resume 2014
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check Resume
 
Dhamu
DhamuDhamu
Dhamu
 
AC MOTOR CONTROL PROJECTS
AC MOTOR CONTROL PROJECTSAC MOTOR CONTROL PROJECTS
AC MOTOR CONTROL PROJECTS
 
Deep_resume
Deep_resumeDeep_resume
Deep_resume
 
Ling resume
Ling resumeLing resume
Ling resume
 
VikramShete_New-1
VikramShete_New-1VikramShete_New-1
VikramShete_New-1
 
desember
desemberdesember
desember
 
Resume - Richard Shall
Resume - Richard ShallResume - Richard Shall
Resume - Richard Shall
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resume
 
MICHAEL ALLEN
MICHAEL ALLENMICHAEL ALLEN
MICHAEL ALLEN
 
Olkhovskiy_Resume_2016_1
Olkhovskiy_Resume_2016_1Olkhovskiy_Resume_2016_1
Olkhovskiy_Resume_2016_1
 

Aram Asatryan CV

  • 1. ARAM ASATRYAN R&D Senior Analog/Mixed Signal IC Design Engineer 43 Andraniki street apt.41, Yerevan, Armenia, ZIP 0034 Cell: +(374)99-880-223 Email:aramas0902@gmail.com ___________________________________ TECHNICAL SKILLS _______________________________________________  Analog/mixed-signal engineer with 5+ years of industrial experience with primary focus on the design of high-speed serial interfaces (USB 2.0, OTG, HSIC, BC1.2,PCI, USB 3.0,MIPI-DPHY, DISPLAYPORT).  5+ years of analog/mixed-signal macro electronics experience - power, automotive and industrial electronics.  Strong academic background in microelectronics, semiconductor physics, IC design flow and product cycle, VLSI design.  Design of analog building blocks ( AC/DC,DC/DC converters, PLL, SERDES, High Speed RX/TX Drivers, Crystal Oscillators, Relaxation Oscillators, full on chip Precision Current References, Comparators, Level- Shifters , Voltage Regulators, Bandgap References, High Voltage Switching System, IO, etc.) . Significant experience in overvoltage protection techniques.  1+ years of block level and top level analog layout design experience (up to 20nm CMOS)..  Experience in deep submicron planar CMOS and FinFet. CMOS analog design in most fabs and processes.  Solid experience in Synopsys design environment and tools (HSPICE, XA,Custom Designer SE, Cosmos SE/LE, HSIM, Hercules, Star-RCXT, CosmosScope, etc)  Experience in system verification, including modeling with Reliability and EM/IR-Drop analysis for analog/mixed-signal circuits.  Expertise in developing documentation/reports.  Strong team player with leadership qualities and ability to work independently. Strong sense of personal responsibility.  Highly creative in design process. Comprehensive approach during design process (classic and novel solutions for assigned task).  Highly motivated, quick learner with multitask skills.  Outstanding communication, interpersonal and time management skills. ______________________________ PROFESSIONAL EXPERIENCE ____________________________________ SYNOPSYS INC. Yerevan, Armenia Senior R&D Design Engineer 05/2011 – Present Responsibilities  Block level circuit design and architectural implementation for USB2, PCI, BC1.2, OTG2.0, USB3.0,MIPI- DPHY, DISPLAYPORT.  System level signal integrity analysis. The goal was to check the feasibility of LINK to PHY interface specification which was under development at that time.  Top level layout routing planning and checking.  Front-end design and layout supervision of the analog parts of USB2.0 including the TX/RX, squelch detector, single ended comparator, voltage regulators in technologies spanning from 55nm to 28nm.  Responsible for after fabrication issues debug of USB 2.0 product in 55nm and below. Modeling of silicon failure, design change proposal, management a small team (2 people) to fix the design.  Writing external and internal documents for new circuit design and architectures
  • 2.  Performing analog and mixed-signal circuit analysis by using hand calculation and computer simulation with tools, such as HSPICE, FineSim, XA, NanoSim.  Responsible for scheduling design tasks and goals. Performing the tasks from customer special requirements, generating new data sheets, design notes and assigning tasks to designers.  Review problems and formulate rearrangement as a team lead. RAO MARS JSC Yerevan, Armenia Senior Electronics Design Engineer 02/2002 – 10/2008 Responsibilities  Macro analog and digital design, architectural implementation for digital controlled power supplies, power AC-AC converters (3PhX380V-50Hz to 3PhX128V-400Hz), PWL controllers, PIC processors.  Layout routing, planning, executing for up to 4 layers PCB.  Writing external and internal documents for new circuit design and architectures.  Perform analog and mixed-signal circuit analysis by using hand calculation, verification and debugging with digital analyzer and multi-channel oscilloscope on PCB.  Debugging and analyzing. Technical cooperation in this role Powervamp Ltd (Weston-super-Mare, United Kingdom) 10/2006-12/2007  Investigated problems of aviation ground supplies. The problem was related to high output load driving capability. In this condition the power supplies were malfunctioning. As a result of investigation schematic design was improved and hit dissipation construction was optimized.  Analyzed AC-AC power converter schematic and construction. As a result recommendations to optimize the performance and case construction (to decrease the weight, geometric sizes and increase mobility) were given. _______________________________________________ EDUCATION ______________________________________________ Trainings  VSLI design, scripts Perl ,TCL (Yerevan, RA). 02/09-30/11 2010  Awarded Diploma on EWDTS’15 Symposium and outstanding contribution in Design & Test. 29/09/2015 Theme: ”Accurate reference current generation method and circuit in CMOS” University  Yerevan State University (Yerevan, Armenia) 1992-1997 Master of Science: Physics of Semiconductors and Microelectronics Thesis: “The Gunn diode effect on GaAs” ______________________________________________ INTERESTS _____________________________________________________ Applications in microelectronics. Power electronics, impulse power supplies (IGBT , integrated chips, power MOSFETs). Energy regeneration (wind, solar, electro photochemical, Stirling engines). Automotive electronics and devices. _______________________________________________ LANGUAGES __________________________________________________ English (fluent), Russian (fluent), Armenian (native)
  • 3. __________________________________________ COMPUTER SKILLS _____________________________________________  EDA Tools Custom Designer (SE/LE), Cosmos(SE/LE) , Saber Scope, Wave View, HSPICE , FineSim , XA, NanoSim, Calibre , Hercules , ICV , HSIM, Matlab Simulink, NI Labview.  Office Tools MS Word, MS Excel ,MS Power Point, Nedit, Gimp, Corel Draw  OS Win 2000/NT ,Win Vista , Win7 , Linux Red Hat(KDE/ Gnome), Linux Ubuntu