Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
High performance standard cell layout synthesis for advanced nanometer
1. Electrical Design Automation Lab
Presenter: Hong-Yan Su (lionking)
Institute of Computer Science and Engineering
National Chiao Tung University
Design Challenges and Futures
High Performance Standard Cell Layout Synthesis for
Advanced Nanometer Technology Nodes
2016/5/16
1
3. Electrical Design Automation LabElectrical Design Automation Lab
Standard cells (logic gate) : basic components of digital IC
Introduction of Standard Cells
3
2016/5/16
7. Electrical Design Automation LabElectrical Design Automation Lab
Power rail
Ground rail
P-MOS region
N-MOS region
Poly/Pin Region
Poly
ps ps ps ps
Routing
grid line
Regular layout structure
Cell Layout Structure
7
2016/5/16
8. Electrical Design Automation LabElectrical Design Automation Lab
A cell library contains several hundreds of standard cells
One technology node will have several libraries for various purposes
Determination on cell layout structure
Complex and explosive number of design rules on advanced
technology nodes
Design Challenges on Standard Cell Library
8
2016/5/16
9. Electrical Design Automation Lab
Problem Formulation
9
2016/5/16
A Practical Standard Cell
Synthesis Method
Transistor
placement
• Cell area
• Routability
• Other design
rules (diffusion,
poly, …)
Cell routing
• Metal 1 routing
resource
• Metal 2 routing
resource
Placement
with folded
transistors
12. Electrical Design Automation LabElectrical Design Automation Lab
Consider a cell with n P-MOS (N-MOS)
Each MOS has two choices: normal and flip
Possible ordering for P-MOS/N-MOS: (2n)!
Ex 1: (XOR) 6 transistors 12! Possibilities ≈ 49 seconds (107 possibilities / sec)
Ex 2: (Half adder) 8 transistors 16! Possibilities ≈ 24 years
Need to consider the ordering of P-MOS and N-MOS
simultaneously
A cell library will contain several hundreds cells
Transistor Placement (3/3)
12
2016/5/16
A1VDD ZN A1ZN VDDOR
13. Electrical Design Automation LabElectrical Design Automation Lab
Complete routing with the considerations of
DFM issues and complex design rules
Including at least one routing grid of IO pin metal
Cell performance
Cell Routing
13
2016/5/16
s
w
rl
Situation 1
Situation 2
rl
w
s
Situation 3
s
Situation 4
s
d d
14. Electrical Design Automation LabElectrical Design Automation Lab
Break a large transistor into multiple parallel-connected
transistors
Better performance increase diffusion width
Cell height is fixed transistor folding
Cell Layout Synthesis on Transistor Folding (1/3)
14
2016/5/16
I1
VDD
O
I2
I1
I2
N1
VSS
O_neg
I1
VDD
I2
I1
I2
N1
I1 I2
I1
I2
N2
VSS
O_neg
O_neg
O_neg
O
AND2X1 AND2X2
17. Electrical Design Automation LabElectrical Design Automation Lab
Environments
Implemented with C++ on a Linux platform
Intel-i7 3.4GHz CPU and 8 GB RAM
Testcases: 28nm commercial technology node
INV, BUF
X1, X2, X3, X4, X6, X8, X12, X16, X20, X24, X32
AND2, NAND2, OR2, NOR2, AOI12, XOR2
X1, X2, X3, X4, X6, X8, X12, X16
Comparison: with commercial standard cell library
All the cases can be synthesized within 1 second with identical area
Compute average/minimum/maximum improvement ratio of all driving
strengths
Experimental Results (1/3)
17
2016/5/16
18. Electrical Design Automation LabElectrical Design Automation Lab
Experimental Results (2/3)
18
2016/5/16
Routing resource improvement ratio
AM1/AM2: area usage of metal 1/ metal 2
Average (%) Maximum (%) Minimum (%)
AM1 AM2 AM1 AM2 AM1 AM2
AND -2.15 5.28 1.77 11.81 -5.02 -1.93
NAND 0.67 4.89 5.33 15.11 -2.90 -2.02
OR 3.32 5.80 9.07 10.75 -0.84 -0.59
NOR 2.08 6.85 5.39 15.44 -5.61 -3.90
AOI -1.16 5.08 0.61 12.42 -6.84 -1.86
XOR 2.79 -5.23 4.24 -4.92 1.73 -5.70
BUF -2.35 9.23 2.08 15.87 -8.39 0.74
INV -10.04 10.79 -3.23 21.28 -15.81 -2.80