SlideShare a Scribd company logo
1 of 14
Basic Computer Concepts
1
 Central Processing Unit (CPU)
 Instruction Addressing
 CPU Architectures
2
 Registers
 Instruction Decoder
 Arithmetic Logic Unit (ALU)
 Example of operation
◦ Registers - Fetch instruction
◦ Instruction Decoder – Decode
instruction
◦ ALU - Execute instruction
◦ Registers - Go back to 1.
3
 Program counter (auto-increments)
 Instruction register
 Accumulator
 Flag register
 Stack pointer
 Index register
 General purpose registers
4
 Instruction - example: add a,b
◦ Directive (“add”)
◦ Source operand (“a”)
◦ Destination operand (“b”)
 Move memory to/from register
 Move register to/from register
 ALU operation to register
 ALU operation to memory
 Program flow control
5
 Add
 Subtract
 Multiply
 Divide
 Logic functions
6
 How are registers used in computer systems?
 What is the purpose of the program counter?
 What is the purpose of the instruction decoder?
 What does “ALU” stand for? What is its purpose?
 Compare and contrast the type of computer
language used versus the ease of generating code
and the control of timing.
 Which register of the CPU holds the address of the
instruction to be fetched?
 Which section of the CPU is responsible for
performing addition?
 What is the largest hex value that can be moved
into an 8-bit register? What is the decimal
equivalent of the hex value?
7
 1 clock cycle modes
◦ Inherent – no operand
◦ Indexed – operand address in register
 2 clock cycle modes
◦ Immediate – 8 bit constant follows
◦ Direct – 8 bit operand address follows
◦ Relative – 8 bit operand address offset follows
 3 clock cycle modes
◦ Immediate – 16 bit constant follows
◦ Extended – 16 bit operand address follows
8
 High level language
◦ lightCtr = 0; // reset the counter
◦ err = OS_ERR_Q_EMPTY;
 Assembly language
◦ LDAB #$12 ;load 12H into B
◦ LDAA source ;copy source to reg A.
 Machine language
9
 Can a microcontroller programmer
make up new addressing modes? Why
or why not?
 Compare and contrast the different
addressing modes available in most
microprocessors.
 True or false. HCS12 instructions using
extended addressing mode are 3-byte
/3-clock cycle instructions.
10
 von Neumann
◦ One data bus
◦ One address bus
 Harvard
◦ Two data busses
◦ Two address busses
 Direct Memory Access (DMA)
 Microcontroller (e.g. PIC795, HCS12)
◦ Harvard internally
◦ Von Neumann for add-ons
◦ Separate ports for I/O
◦ Sets of “shadow” registers
11
 High level versus assembly
 Instruction size
 Clock cycles per instruction
 Number of registers
 Register vs memory operations
12
 Compare and contrast the Harvard and von
Neumann architectures in terms of the use of
address and data busses to fetch code and data.
 Which architecture is most commonly used by
microcontrollers internally and why? Externally?
 What do RISC and CISC stand for? Compare and
contrast the size of instructions in each.
 Which of the following operations do not exist
for the ADD instruction in RISC?
(a) register to register
(b) immediate to register
(c) memory to memory
13
 Central Processing Unit (CPU)
 Instruction Addressing
 CPU Architectures
14

More Related Content

What's hot

Computer organization and architecture
Computer organization and architectureComputer organization and architecture
Computer organization and architecture
Subesh Kumar Yadav
 
Unit 3 assembler and processor
Unit 3   assembler and processorUnit 3   assembler and processor
Unit 3 assembler and processor
Abha Damani
 

What's hot (20)

Computer Architecture and organization ppt.
Computer Architecture and organization ppt.Computer Architecture and organization ppt.
Computer Architecture and organization ppt.
 
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
 
Computer organization and architecture
Computer organization and architectureComputer organization and architecture
Computer organization and architecture
 
Presentation1
Presentation1Presentation1
Presentation1
 
Class 7 an 8 bit embedded platform -instruction set
Class 7 an 8 bit embedded platform -instruction setClass 7 an 8 bit embedded platform -instruction set
Class 7 an 8 bit embedded platform -instruction set
 
Flag registers (assembly language) with types and examples
Flag registers (assembly language) with types and examplesFlag registers (assembly language) with types and examples
Flag registers (assembly language) with types and examples
 
Registers
RegistersRegisters
Registers
 
Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language Basics
 
Addresing mode and timing diagram
Addresing mode and timing diagramAddresing mode and timing diagram
Addresing mode and timing diagram
 
Datapath Design of Computer Architecture
Datapath Design of Computer ArchitectureDatapath Design of Computer Architecture
Datapath Design of Computer Architecture
 
Cpu registers
Cpu registersCpu registers
Cpu registers
 
Addressing modes of 8085 by Er. Swapnil V. Kaware
Addressing modes of 8085 by Er. Swapnil V. KawareAddressing modes of 8085 by Er. Swapnil V. Kaware
Addressing modes of 8085 by Er. Swapnil V. Kaware
 
Computer registers
Computer registersComputer registers
Computer registers
 
Instruction Set (Part 2)
Instruction Set (Part 2)Instruction Set (Part 2)
Instruction Set (Part 2)
 
Assembly language (Example with mapping from C++ to Assembly)
Assembly language (Example with mapping from C++ to Assembly)Assembly language (Example with mapping from C++ to Assembly)
Assembly language (Example with mapping from C++ to Assembly)
 
MICROPROCESSOR
MICROPROCESSORMICROPROCESSOR
MICROPROCESSOR
 
Central processing unit and stack organization r013
Central processing unit and stack organization   r013Central processing unit and stack organization   r013
Central processing unit and stack organization r013
 
Unit 3 assembler and processor
Unit 3   assembler and processorUnit 3   assembler and processor
Unit 3 assembler and processor
 
Computer System Architecture
Computer System ArchitectureComputer System Architecture
Computer System Architecture
 
Register & Memory
Register & MemoryRegister & Memory
Register & Memory
 

Similar to Ecet330 1 b - basic computer concepts

Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
Mahesh Kumar Attri
 
Effisiensi prog atmel
Effisiensi prog atmelEffisiensi prog atmel
Effisiensi prog atmel
rm_dhozooo
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
Umang Gupta
 

Similar to Ecet330 1 b - basic computer concepts (20)

pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.ppt
 
Arm11
Arm11Arm11
Arm11
 
Bc0040
Bc0040Bc0040
Bc0040
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
 
Z 80 processors (History-Products)
Z 80 processors (History-Products)Z 80 processors (History-Products)
Z 80 processors (History-Products)
 
Ee6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processorsEe6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processors
 
Chapter 3
Chapter 3Chapter 3
Chapter 3
 
4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]4bit pc report[cse 08-section-b2_group-02]
4bit pc report[cse 08-section-b2_group-02]
 
4bit PC report
4bit PC report4bit PC report
4bit PC report
 
UNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptxUNIT 1 Microprocessors.pptx
UNIT 1 Microprocessors.pptx
 
Effisiensi prog atmel
Effisiensi prog atmelEffisiensi prog atmel
Effisiensi prog atmel
 
ITEC582-Chapter 12.pptx
ITEC582-Chapter 12.pptxITEC582-Chapter 12.pptx
ITEC582-Chapter 12.pptx
 
8051d
8051d8051d
8051d
 
Central processor organization
Central processor organizationCentral processor organization
Central processor organization
 
microprocessor
 microprocessor microprocessor
microprocessor
 
Highridge ISA
Highridge ISAHighridge ISA
Highridge ISA
 
Doc8453
Doc8453Doc8453
Doc8453
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
Cao
CaoCao
Cao
 

More from Ralph Ambuehl (7)

Ecet375 1 a - basic networking concepts
Ecet375   1 a - basic networking conceptsEcet375   1 a - basic networking concepts
Ecet375 1 a - basic networking concepts
 
Background knowledge probe
Background knowledge probeBackground knowledge probe
Background knowledge probe
 
Ecet330 lab rubric
Ecet330 lab rubricEcet330 lab rubric
Ecet330 lab rubric
 
Math Grades
Math GradesMath Grades
Math Grades
 
Math Rubrics
Math RubricsMath Rubrics
Math Rubrics
 
Classroom Expectations
Classroom ExpectationsClassroom Expectations
Classroom Expectations
 
R.A. Ambuehl Teacher
R.A. Ambuehl TeacherR.A. Ambuehl Teacher
R.A. Ambuehl Teacher
 

Recently uploaded

Recently uploaded (20)

Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptx
 
Wellbeing inclusion and digital dystopias.pptx
Wellbeing inclusion and digital dystopias.pptxWellbeing inclusion and digital dystopias.pptx
Wellbeing inclusion and digital dystopias.pptx
 
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
 
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
 
Single or Multiple melodic lines structure
Single or Multiple melodic lines structureSingle or Multiple melodic lines structure
Single or Multiple melodic lines structure
 
FSB Advising Checklist - Orientation 2024
FSB Advising Checklist - Orientation 2024FSB Advising Checklist - Orientation 2024
FSB Advising Checklist - Orientation 2024
 
Jamworks pilot and AI at Jisc (20/03/2024)
Jamworks pilot and AI at Jisc (20/03/2024)Jamworks pilot and AI at Jisc (20/03/2024)
Jamworks pilot and AI at Jisc (20/03/2024)
 
How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17
 
Graduate Outcomes Presentation Slides - English
Graduate Outcomes Presentation Slides - EnglishGraduate Outcomes Presentation Slides - English
Graduate Outcomes Presentation Slides - English
 
Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)
 
Towards a code of practice for AI in AT.pptx
Towards a code of practice for AI in AT.pptxTowards a code of practice for AI in AT.pptx
Towards a code of practice for AI in AT.pptx
 
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptxHMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
 
General Principles of Intellectual Property: Concepts of Intellectual Proper...
General Principles of Intellectual Property: Concepts of Intellectual  Proper...General Principles of Intellectual Property: Concepts of Intellectual  Proper...
General Principles of Intellectual Property: Concepts of Intellectual Proper...
 
Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...
Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...
Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...
 
SKILL OF INTRODUCING THE LESSON MICRO SKILLS.pptx
SKILL OF INTRODUCING THE LESSON MICRO SKILLS.pptxSKILL OF INTRODUCING THE LESSON MICRO SKILLS.pptx
SKILL OF INTRODUCING THE LESSON MICRO SKILLS.pptx
 
REMIFENTANIL: An Ultra short acting opioid.pptx
REMIFENTANIL: An Ultra short acting opioid.pptxREMIFENTANIL: An Ultra short acting opioid.pptx
REMIFENTANIL: An Ultra short acting opioid.pptx
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
 

Ecet330 1 b - basic computer concepts

  • 2.  Central Processing Unit (CPU)  Instruction Addressing  CPU Architectures 2
  • 3.  Registers  Instruction Decoder  Arithmetic Logic Unit (ALU)  Example of operation ◦ Registers - Fetch instruction ◦ Instruction Decoder – Decode instruction ◦ ALU - Execute instruction ◦ Registers - Go back to 1. 3
  • 4.  Program counter (auto-increments)  Instruction register  Accumulator  Flag register  Stack pointer  Index register  General purpose registers 4
  • 5.  Instruction - example: add a,b ◦ Directive (“add”) ◦ Source operand (“a”) ◦ Destination operand (“b”)  Move memory to/from register  Move register to/from register  ALU operation to register  ALU operation to memory  Program flow control 5
  • 6.  Add  Subtract  Multiply  Divide  Logic functions 6
  • 7.  How are registers used in computer systems?  What is the purpose of the program counter?  What is the purpose of the instruction decoder?  What does “ALU” stand for? What is its purpose?  Compare and contrast the type of computer language used versus the ease of generating code and the control of timing.  Which register of the CPU holds the address of the instruction to be fetched?  Which section of the CPU is responsible for performing addition?  What is the largest hex value that can be moved into an 8-bit register? What is the decimal equivalent of the hex value? 7
  • 8.  1 clock cycle modes ◦ Inherent – no operand ◦ Indexed – operand address in register  2 clock cycle modes ◦ Immediate – 8 bit constant follows ◦ Direct – 8 bit operand address follows ◦ Relative – 8 bit operand address offset follows  3 clock cycle modes ◦ Immediate – 16 bit constant follows ◦ Extended – 16 bit operand address follows 8
  • 9.  High level language ◦ lightCtr = 0; // reset the counter ◦ err = OS_ERR_Q_EMPTY;  Assembly language ◦ LDAB #$12 ;load 12H into B ◦ LDAA source ;copy source to reg A.  Machine language 9
  • 10.  Can a microcontroller programmer make up new addressing modes? Why or why not?  Compare and contrast the different addressing modes available in most microprocessors.  True or false. HCS12 instructions using extended addressing mode are 3-byte /3-clock cycle instructions. 10
  • 11.  von Neumann ◦ One data bus ◦ One address bus  Harvard ◦ Two data busses ◦ Two address busses  Direct Memory Access (DMA)  Microcontroller (e.g. PIC795, HCS12) ◦ Harvard internally ◦ Von Neumann for add-ons ◦ Separate ports for I/O ◦ Sets of “shadow” registers 11
  • 12.  High level versus assembly  Instruction size  Clock cycles per instruction  Number of registers  Register vs memory operations 12
  • 13.  Compare and contrast the Harvard and von Neumann architectures in terms of the use of address and data busses to fetch code and data.  Which architecture is most commonly used by microcontrollers internally and why? Externally?  What do RISC and CISC stand for? Compare and contrast the size of instructions in each.  Which of the following operations do not exist for the ADD instruction in RISC? (a) register to register (b) immediate to register (c) memory to memory 13
  • 14.  Central Processing Unit (CPU)  Instruction Addressing  CPU Architectures 14