BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
Exploit FPGA-based Systems from Data Science High Level Languages
1. 1
A CAD FRAMEWORK FOR EXASCALE
PERFORMANCE FPGA-BASED SYSTEMS
luca.stornaiuolo@mail.polimi.it
06/05/2017
Alberto Scolari, Anna Maria Nestorov, Emanuele Del Sozzo, Enrico Reggiani,
Gianluca Durelli, Giuseppe Natale, Lorenzo Di Tucci, Luca Stornaiuolo,
Marco Rabozzi, Marco D. Santambrogio
NGCVIII
2017@SF
5. 5
Challenges
• Static design flow
• No designer-friendly multi-FPGA support
• To enable a co-design approach for developing
reconfigurable HPC architectures, tools and
applications
• To include reconfigurability as an explicit design
concept in future HPC systems
• And even more… ?
6. 6
Problem definition
Hour Day Week Month
0.25
1
Year
4
16
64
256
Initial Design
Parallelisation
Clock Rate
Relative
Performance
Design-time
CPU
GPU
FPGA