SlideShare a Scribd company logo
1 of 67
Download to read offline
Unit 3
Logic gates and combinational
logic Design
5/30/2021 Kiram Bagale @2021 1
Logic gates and logic operators
• Logic- certain declarative statement to state that the condition is
whether true or false.
• True- condition fulfilled
• False- condition not met
• The manner in which the digital circuits responds to an input is
referred to as circuit’s logic.
• Logic gates- building blocks of digital system, manipulates binary
information.
• Gates- the logic circuits having more than one input and only one
output .
5/30/2021 Kiram Bagale @2021 2
• To simplify the logical expression, used in digital circuits, we need
to use logical operators.
• Three types:
1. AND operator (A.B → logical multiplication)
2. OR operator (A+B → logical addition)
3. NOT operator (A→ A’ logical inversion)
• The operation of logic gates are best understood by the help of Truth table.
• Logic gates can be categorized as:
1. Basicgates:AND, OR, NOT
2. Universalgates: NAND, NOR
3. Special purposegates: EX-OR, EX-NOR
5/30/2021 Kiram Bagale @2021 3
Basic Gates
• The basic gates are AND, OR & NOT gates.
AND gate:
• A digital circuit that has two or more inputs and produces an output.
• It is optional to represent the Logical AND with the symbol ‘.’.
• Truth table and Logic diagram of 2-input AND gate:
A B Y = A.B
0 0 0
0 1 0
1 0 0
1 1 1
5/30/2021 Kiram Bagale @2021 4
OR gate
• An OR gate is a digital circuit that has two or more inputs and
produces an output.
• This logical or is represented with the symbol ‘+’.
• Truth table of 2-input or gate.
5/30/2021 Kiram Bagale @2021 5
A B Y = A + B
0 0 0
0 1 1
1 0 1
1 1 1
NOT gate
• A NOT gate is a digital circuit that has single input and single output.
• The output of NOT gate is the logical inversion of input.
• Hence, the NOT gate is also called as inverter.
• Truth table of NOT gate.
5/30/2021 Kiram Bagale @2021 6
A Y = A’
0 1
1 0
UNIVERSALGATES
• NAND & NOR gates are called as universal gates.
• WE can implement any Boolean function, which is in sum of products
(SOP) form by using NAND gates alone.
• we can implement any Boolean function, which is in product of sums
(POS) form by using NOR gates alone.
5/30/2021 Kiram Bagale @2021 7
NAND gate
• NAND gate is a digital circuit that has two or more inputs and
produces an output.
• Combination of AND gate and NOT gate.
• Inversion of logical AND gate.
• Equivalent to AND gate followed by NOT gate.
5/30/2021 Kiram Bagale @2021 8
A B Y = (A.B)’
0 0 1
0 1 1
1 0 1
1 1 0
NOR gate
• NOR gate is a digital circuit that has two or more inputs and produces
an output
• Inversion of logical OR.
• OR gate followed by NOT gate.
5/30/2021 Kiram Bagale @2021 9
A B Y = (A+B)’
0 0 1
0 1 0
1 0 0
1 1 0
Special Purpose Gates
• X-OR & X-NOR gates are called as special purpose gates.
• Special cases of OR & NOR gates.
X-OR gate:
• The full form of X-OR gate is Exclusive-OR gate.
• Its function is same as that of OR gate except for some cases, when the inputs
having even number of ones.
• The output of X-OR gate is also called as an odd function.
5/30/2021 Kiram Bagale @2021 10
A B Y = A⊕B
0 0 0
0 1 1
1 0 1
1 1 0
Exclusive-NOR gate:
• The full form of X-NOR gate is exclusive-nor gate.
• Its function is same as that of NOR gate except for some cases, when
the inputs having even number of ones.
• The output of X-NOR gate is also called as an even function.
5/30/2021 Kiram Bagale @2021 11
A B Y = A⊙B
0 0 1
0 1 0
1 0 0
1 1 1
5/30/2021 Kiram Bagale @2021 12
Boolean Algebra
• Introduced by Gorge Boole in 1854.
• Used for systematic treatment of logic.
• Two valued Boolean algebra called switching algebra,
demonstrates the bi-stable electrical system.
• Deals with binary system.
• Useful for designing logical circuits, used in processor of
computer.
• Logic gates are the building block of modern computer.
5/30/2021 Kiram Bagale @2021 13
Rules of Boolean Algebra
• Variables can have only two values, ‘0’ for low and ‘1’ for
high.
• Complement of the variable is represented by “ ’ ” or “¯”.
e.g., complement of B is B’ or ഥ
𝐁. If B=0 then ഥ
𝐁=1 and vice
versa.
• ORing of variables is represented by (+) sign between them.
e.g, ORing of A,B is A+B and so on.
• ANDing of variables is represented by (.) sign between them.
e.g, ANDing of A, b=B is A.B and so on.
5/30/2021 Kiram Bagale @2021 14
5/30/2021 Kiram Bagale @2021 15
Basic Boolean Laws are:
1. Commutative laws
2. Associative laws
3. Distributive laws
1. Commutative laws
• Law of addition of two variables is written as,
A+B=B+A
• Law of multiplication of two variables is written as,
A.B=B.A
A.B
A
B
A.B
A
B
≡
Fig: application of commutative law of multiplication
≡A
B
A
B
A+B A+B
Fig: application of commutative law of addition
5/30/2021 Kiram Bagale @2021 16
2. Associative laws
• Associative law of addition
A+(B+C)=(A+B)+C
• Associative law of multiplication
A.(B.C)=(A.B).C
A
A+(B+C)
B
C
B+C
A
B
A+B
C
(A+B)+C
≡
≡
A.(B.C)
A
B.C
B
C
(A.B).C
A.B
C
A
B
Fig: Associative law of addition
Fig: Associative law of multiplication
5/30/2021 Kiram Bagale @2021 17
3. Distributive laws
• The distributive law of three variables can be defined as,
A(B+C)=A.B+A.C
≡
C
B
C+B
A
A.(B+C)
A
B
A
C
A.B+A.C
Fig: Distributive law of three variables
Boolean expression rules
1. A+0=A
2. A+1=1
3. A.0=0
4. A.1=A
5. A+A=A
6. A+ ഥ
𝑨=1
7. A.A=A
8. A. ഥ
𝑨=0
9. ന
𝑨 = 𝑨
10.A+AB=A
11.A+ഥ
𝑨B=A+B
12.(A+B)(A+C)=A+BC
5/30/2021 Kiram Bagale @2021 18
De-Morgan’sTheorem
• Theorem 1: “The complement of the product is equal to
addition of the complements”.
• It shows that NAND gate is equivalent to bubbled OR gate.
𝑨. 𝑩 = ഥ
𝑨 + 𝑩
5/30/2021 Kiram Bagale @2021 19
≡
A
B
𝑨.𝑩
ഥ
𝑨+ഥ
𝑩
A
B
A B A.B 𝑨.𝑩 ഥ
𝑨 ഥ
𝑩 ഥ
𝑨+ഥ
𝑩
0 0 0 1 1 1 1
0 1 0 1 1 0 1
1 0 0 1 0 1 1
1 1 1 0 0 0 0
Fig:Verification table
• Theorem 2: “The complement of the sum is equal to product
of the complements”.
• It shows that NOR gate is equivalent to bubbled AND gate.
𝑨 + 𝑩 = ഥ
𝑨. 𝑩
5/30/2021 Kiram Bagale @2021 20
≡
A
B
𝑨 + 𝑩 ഥ
𝑨. ഥ
𝑩
A
B
A B A+B 𝑨 + 𝑩 ഥ
𝑨 ഥ
𝑩 ഥ
𝑨. ഥ
𝑩
0 0 0 1 1 1 1
0 1 1 0 1 0 0
1 0 1 0 0 1 0
1 1 1 0 0 0 0
Fig:Verification table
5/30/2021 Kiram Bagale @2021 21
Exercise:
Apply De-Morgan’s theorems to each of the following expressions:
Example1: ((A+B+C). D)’
Example2:((ABC).D)’
1. OPERATOR PRECEDENCE:
i. Parentheses
ii. NOT
iii. AND
iv. OR
Duality theorem
• Statement: “Every algebraic expression deducible from the
postulates of Boolean algebra remains valid if the operators
and identity elements are interchanged”.
• There is precise duality between the operators AND and OR
and the digits ‘0’ and ‘1’.
• Step 1:change each OR sign to an AND sign and vice-versa.
• Step 2: complement any ‘0’ or ‘1’ appearing in the statement.
• Example: For expression, A+0=A, the dual is A.1=A
A(B+C)=A.B+A.C, its dual is (A+B)(A+C)
5/30/2021 Kiram Bagale @2021 22
Realization of various logic gates using universal gates
1. Realization of various logic gates using NAND:
i. NOT gate using NAND
Y = (A.B)’
= (A.A)’ (∵A=B)
= A’
ii. AND gate using NAND
Y1 = (A.B)’
Y=Y1’ = ((A.B)’)’
= A.B
5/30/2021 Kiram Bagale @2021 23
Y
A
B
Fig: NOT gate Using NAND
Y=Y1’=A.B
Y1=(A.B)’
A
B
Fig: AND gate Using NAND
5/30/2021 Kiram Bagale @2021 24
iii. OR gate using NAND
Y= A + B
= 𝑨 + 𝑩
= 𝑨′. 𝑩′
A’
A
B’
B
Y =(A’.B’)’
=A+B
Fig: OR gate Using NAND
5/30/2021 Kiram Bagale @2021 25
iv. NOR gate using NAND
Y= (A + B)’
= 𝑨′. 𝑩′
Fig: NOR gate Using NAND
A’
A
B’
B
Y1 =(A’.B’)’
=A+B Y=Y1’
5/30/2021 Kiram Bagale @2021 26
v. X-OR gate using NAND
Y= (A⊕ B)=(Aഥ
𝑩 +ഥ
𝑨B)
= 𝑨′𝑩 + 𝑨𝑩′
= 𝑨′𝑩 ′. (𝑨𝑩′)′
A’
A
B’
B
Y= 𝑨′𝑩 ′.(𝑨𝑩′)′
Y2=(A.B’)’
Y1 =(A’.B)’
Fig: XOR gate Using NAND
5/30/2021 Kiram Bagale @2021 27
vi. X-NOR gate using NAND
Y= (A ʘ B)=(ഥ
𝑨ഥ
𝑩 +AB)
= 𝑨′𝑩′ + 𝑨𝑩
= 𝑨′𝑩′ ′. (𝑨𝑩)′
Fig: X-NOR gate Using NAND
A
B Y= 𝑨′𝑩′ ′.(𝑨𝑩)′
Y2=(A’.B’)’
A’
B’
Y1 =(A.B)’
2. Realization of various logic gates using NOR:
1. NOT gate using NOR
Y=A’
2. OR gate using NOR
3. AND gate using NOR
4. NAND gate using NOR
5. X-OR gate using NOR
6. X-NOR gate using NOR
5/30/2021 Kiram Bagale @2021 28
A
Y=A’
Boolean Functions
• Terminology: F(a,b,c)=a’bc+abc’+ab+c+….
• Variables: a,b,c and can have values ‘0’ or ‘1’
• Prime Implicant: Product or sum term obtained by combining the
maximum possible number of adjacent squares (min/max-terms) in
map.
• Essential Prime Implicant: Sequence covered by only 1-prime
implicant.
• Literal: Appearance of variables, complemented or non-
complemented.
• Product terms: Logical anded terms
• Minterms: ANDing terms(Product) of literals, input appears exactly
once.
• Maxterms: ORing terms(Sum) of literals, input appears exactly once
5/30/2021 Kiram Bagale @2021 29
• Minterms/Maxterms for 3-binary variables
Inputs Minterms Maxterms
A B C TERMS NOTATION TERMS NOTATION
0 0 0 A’B’C’ m0 A+B+C M0
0 0 1 A’B’C m1 A+B+C’ M1
0 1 0 A’BC’ m2 A+B’+C M2
0 1 1 A’BC m3 A+B’+C’ M3
1 0 0 AB’C’ m4 A’+B+C M4
1 0 1 AB’C m5 A’+B+C’ M5
5/30/2021 Kiram Bagale @2021 30
1 1 0 ABC’ m6 A’+B’+C M6
1 1 1 ABC m7 A’+B’+C’ M7
Canonical and standard forms
• Boolean functions can be expressed as:
Sum of Minterms or Product of Maxterms and are said to be in
canonical form.
An arbitrary logic function can be expressed in:
1. Sum of product (SOP)
2. Product of Sum (POS)
1. Sum of product (SOP)/sum of Minterms
• For n-bit binary input there will be 2^n distinct Minterms.
• Minterms= 1’s function in the truth table.
• If the terms are not in SOP form, then can be expressed into sum of
AND terms.
• Each term is inspected to see if it contains all the variables.
• If any variable is missing then it is ANDed with an expression such
as A+A’, where A is a missing variable.
5/30/2021 Kiram Bagale @2021 31
Ex: Express the Boolean function in a sum of Minterms F(A,B,C)=A+B’C
Solution: The given function has three variables A,B and C.
The first variable contains only one variable A so, variable B and C are
missing.
A=A(B+B’)=AB+AB’ (∵ B+B’=1)
Again the variable c is missing,
AB(C+C’)+AB’(C+C’)=ABC+ABC’+AB’C+AB’C’
In the second term the variable A is missing,
B’C(A+A’)=AB’C+A’B’C
Now, combining the first and second term,
F(A,B,C)=A+B’C) =ABC+ABC’+AB’C+AB’C’+AB’C+A’B’C
=ABC+ABC’+AB’C+AB’C’+A’B’C
=m7+m6+m5+m4+m1
F(A,B,C)=m(1,4,5,6,7)
• The  symbol represents the ORing of the terms and the number following are
Minterms of the function.
5/30/2021 Kiram Bagale @2021 32
2. Product of sum(POS)/Product of Maxterms
• n-bit binary input=2^n Maxterms
• Must be in OR terms.
• Use of distributive law, A+BC=(A+B)(A+C)
• Any missing variable X is ORed with base expression using XX’.
5/30/2021 Kiram Bagale @2021 33
Ex1:Express the Boolean function in a sum of Minterms F(A,B,C)=A+B’C
Solution: The given function has three variablesA,B and C.
using distributive law,
A+B’C=(A+B’)(A+C)
A+B’= A+B’+CC’= (A+B’+C)(A+B’+C’) (∵ CC’=0)
A+C = A+C+BB’=(A+B+C)(A+B’+C)
Combining all,
F(A,B,C)=A+B’C=(A+B+C)(A+B’+C)(A+B’+C’)=M0M1M2=(0,2,3)
5/30/2021 Kiram Bagale @2021 34
Ex2: Express the Boolean function in a sum of Minterms
F(A,B,C)=AB+A’C
Solution: The given function has three variables A,B and C.
Using the distributive law,
A=A+(BB’)=(A+B)(A+B’) (∵ BB’=0)
Againthe variable c is missing,
AB(C+C’)+AB’(C+C’)=ABC+ABC’+AB’C+AB’C’
In the second termthe variable Ais missing,
B’C(A+A’)=AB’C+A’B’C
Now, combining the first and second term,
F(A,B,C)=A+B’C) =ABC+ABC’+AB’C+AB’C’+AB’C+A’B’C
=ABC+ABC’+AB’C+AB’C’+A’B’C
=m7+m6+m5+m4+m1
F(A,B,C)=m(1,4,5,6,7)
The  symbol represents the ORing of the terms and the number following are Minterms of
the function.
Conversion between canonical forms
• Let the expression be F(A,B,C) =m(1,4,5,6,7)
=m1+m4+m5+m6+m7
It’s complement can be expressed as,
ഥ
𝑭(A,B,C)=m(0,2,3)=m0+m2+m3
• Now, if we use De-Morgan’s theorem F’ is obtained as,
F(A,B,C) = m0+m2+m3
= 𝒎𝒐.𝒎𝟐. 𝒎𝟑
=M0.M2.M3
=(0,2,3)
• ഥ
𝒎i =Mi
5/30/2021 Kiram Bagale @2021 35
1. Find the Minterms and Maxterms of a Boolean function F(A,B,C)=A’B’+C.
5/30/2021 Kiram Bagale @2021 36
INPUTS OUTPUTS
A B C F(A,B,C)=A’B’+C
0 0 0 1
0 0 1 1
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 0
1 1 1 1
Fig: Truth table for the function F(A,B,C)=A’B’+C
5/30/2021 Kiram Bagale @2021 37
• The Minterms of the Boolean function from the truth table are:
m0,m1,m3,m5,and m7.
• SOP: F(A,B,C) =A’B’C’+A’B’C+A’BC+AB’C+ABC
=m0+m1+m3+m5+m7
=m(0,1,3,5,7)
• Since, there are 3-input variables, there are 8-Min/Maxterms.
• The non-Minterms are the Maxterms (POS).
F(A,B,C)=(2,4,6)=(A+B’+C)(A’+B+C)(A’+B’+C)
Karnaugh-MAP
• The digital circuit are mostly constructed using digital gates.
• Minimization of digital gate is major concern in digital circuits.
• Minimization reduces the size and cost with improved performance.
• Karnaugh-MAP is one of the popular method of minimization.
• Boolean expression can be minimized in two different ways:
1. Boolean Algebra method
2. MAP method
5/30/2021 Kiram Bagale @2021 38
• Karnaugh-MAP is a graphical representation of truth table of given
expression.
• Can be used for:
1. One and two variables
2. Three variables
3. Four variables
5/30/2021 Kiram Bagale @2021 39
ഥ
𝑨 ഥ
𝑨𝑩
A
B ഥ
𝑩 B
ഥ
𝑨
A
ഥ
𝑩
𝑨ഥ
𝑩 𝑨B
ഥ
𝑨
A
ഥ
𝑨
A
A
Fig1: K-map For One variable Fig2: K-map For Two variable Fig3: K-map For Three variable
ഥ
𝑨ഥ
𝑩ഥ
𝑪 ഥ
𝑨ഥ
𝑩𝑪
A
BC
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C
ഥ
𝑨
A
ഥ
𝑨𝑩𝑪
ABC
ഥ
𝑨𝑩ഥ
𝑪
ABഥ
𝑪
BC Bഥ
𝑪
𝑨ഥ
𝑩ഥ
𝑪 𝑨ഥ
𝑩𝑪
5/30/2021 Kiram Bagale @2021 40
Fig4: K-map For Four variable
AB
CD ഥ
𝑪ഥ
𝑫 ഥ
𝑪𝐃
ഥ
𝑨ഥ
𝑩
ഥ
𝑨B
CD Cഥ
𝑫
ABഥ
𝑪ഥ
𝑫
Aഥ
𝑩ഥ
𝑪ഥ
𝑫
ABഥ
𝑪𝑫
Aഥ
𝑩ഥ
𝑪D
ABCD
Aഥ
𝑩CD
A𝑩𝑪ഥ
𝑫
Aഥ
𝑩𝑪ഥ
𝑫
ഥ
𝑨ഥ
𝑩ഥ
𝑪ഥ
𝑫
ഥ
𝑨Bഥ
𝑪ഥ
𝑫
ഥ
𝑨ഥ
𝑩ഥ
𝑪𝑫
ഥ
𝑨Bഥ
𝑪D
ഥ
𝑨ഥ
𝑩𝑪𝑫
ഥ
𝑨BCD
ഥ
𝑨ഥ
𝑩𝑪ഥ
𝑫
ഥ
𝑨BCഥ
𝑫
𝑨ഥ
𝑩
AB
Representing Minterms (SOP) in K-map
5/30/2021 Kiram Bagale @2021 41
ഥ
𝑨
A
ഥ
𝑨
A
A
Fig5: K-map For One and Two variable
Fig6: K-map For Three variable
Fig7: K-map For Four variable
AB
CD
ഥ
𝑪ഥ
𝑫 ഥ
𝑪𝐃
ഥ
𝑨ഥ
𝑩
ഥ
𝑨B
CD Cഥ
𝑫
ABഥ
𝑪ഥ
𝑫
Aഥ
𝑩ഥ
𝑪ഥ
𝑫
ABഥ
𝑪𝑫
Aഥ
𝑩ഥ
𝑪D
ABCD
Aഥ
𝑩CD
A𝑩𝑪ഥ
𝑫
Aഥ
𝑩𝑪ഥ
𝑫
ഥ
𝑨ഥ
𝑩ഥ
𝑪ഥ
𝑫
ഥ
𝑨Bഥ
𝑪ഥ
𝑫
ഥ
𝑨ഥ
𝑩ഥ
𝑪𝑫
ഥ
𝑨Bഥ
𝑪D
ഥ
𝑨ഥ
𝑩𝑪𝑫
ഥ
𝑨BCD
ഥ
𝑨ഥ
𝑩𝑪ഥ
𝑫
ഥ
𝑨BCഥ
𝑫
𝑨ഥ
𝑩
AB
0
1
ഥ
𝑨 ഥ
𝑨𝑩
A
B ത
𝐵 B
ഥ
𝑨
A
ഥ
𝑩
𝐴 ത
𝐵 𝐴B
0 1
2 3
ഥ
𝑨𝑩𝑪
A𝑩𝑪 ABഥ
𝑪
ഥ
𝑨ഥ
𝑩ഥ
𝑪 ഥ
𝑨ഥ
𝑩𝑪
A
BC
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C
ഥ
𝑨
A
ഥ
𝑨𝑩ഥ
𝑪
ABഥ
𝑪
BC Bഥ
𝑪
ഥ
𝑨BC
ABC
𝑨ഥ
𝑩ഥ
𝑪 𝑨ഥ
𝑩𝑪
0 1 3 2
4 5 7 6
0 1 2
3
4 5 6
7
8 9 11 10
12 13 15 14
5/30/2021 Kiram Bagale @2021 42
𝒎𝟎 𝒎𝟏
A
B
0 1
𝟎
1
𝒎𝟐 𝒎𝟑
Fig8: K-map For One and Two variable
Fig9: K-map For Three variable
Fig10: K-map For Four variable
AB
CD
𝟎𝟎 𝟎𝟏
𝟎𝟎
𝟎𝟏
11 10
m12
m8
m13
m9
m15
m11
m14
m10
𝒎𝟎
𝒎𝟒
𝒎𝟏
𝒎𝟓
𝒎𝟑
𝒎𝟕
𝒎𝟐
𝒎𝟔
10
11
𝒎𝟎
m1
0
1
A
𝒎𝟑
𝒎𝟎 𝒎𝟏
A
BC
𝟎𝟎 𝟎𝟏
𝟎
1
m3 𝒎𝟐
11 10
𝒎𝟒 𝒎𝟓 m7 m6
5/30/2021 Kiram Bagale @2021 43
M𝟎 M𝟏
A
B
0 1
0
1
M𝟐 M𝟑
Fig8: K-map For One and Two variable
Fig9: K-map For Three variable
Fig10: K-map For Four variable
AB
CD
𝟎𝟎 𝟎𝟏
00
𝟎𝟏
11 10
M12
M8
M13
M9
M15
M11
M14
M10
𝑴𝟎
𝑴𝟒
𝑴𝟏
𝑴𝟓
𝑴𝟑
𝑴𝟕
𝑴𝟐
𝑴𝟔
𝟏𝟎
11
M𝟎
M1
0
1
A
𝒎𝟑
𝑴𝟎 𝑴𝟏
A
BC
00 𝟎𝟏
0
1
M3 𝑴𝟐
11 10
𝑴𝟒 𝑴𝟓 M7 M6
Representing Maxterms (POS) in K-map
Plotting a K-map
• K-map provides a systematic method for simplifying Boolean expression.
• Provides simplest SOP or POS, minimized expression.
Representing Truth table in K-Map
1. Cell: smallest unit of K-map representing to one line of Truth table.
Input variables → cell’s coordinate
Output variables → cell’s content
• Ex: let us take an X-OR gate
Y=A’B+AB’
5/30/2021 Kiram Bagale @2021 44
5/30/2021 Kiram Bagale @2021 45
Input Output
A B Y
0 0 0
0 1 1
1 0 1
1 1 0
0 1
1 0
B
A
0 1
0
1
Representing standard SOP on K-map
• Place ‘1’ in each cell corresponding to a term (Minterm) in SOP
expression.
• Remaining cells are filled with ‘0’.
• EX: Plot Boolean expression Y=ABC’+ABC+A’B’C ON THE K-map.
Solution: The Boolean expression has 3-variables and hence it can be plotted using
3-variables.
5/30/2021 Kiram Bagale @2021 46
𝟎 𝟏
A
BC
𝟎𝟎 𝟎𝟏
𝟎
1
11 10
𝟎 𝟎 1 1
𝟎
𝟎
Representing standard POS on K-map
• Place ‘0’ in each cell corresponding to a term (Maxterm) in SOP
expression.
• Remaining cells are filled with ‘1’.
• EX: Plot Boolean expression Y=ABC’+ABC+A’B’C ON THE K-map.
Solution: The Boolean expression has 3-variables and hence it can be plotted using
3-variables.
5/30/2021 Kiram Bagale @2021 47
A
BC
𝟎𝟎 𝟎𝟏
𝟎
1
11 10
𝟏 𝟏 0 0
𝟏
𝟏
1 𝟎
Grouping cells for simplification
• Cells are said to be adjacent if they form the single change rule.
5/30/2021 Kiram Bagale @2021 48
Top and corresponding bottom adjacent
Leftmost and corresponding rightmost adjacent
0 0 1 1
0 0 0 1
1. Grouping two adjacent ones (pair)
• Two adjacent 1’s present may be horizontally or vertically.
• EX: Let the expression Y=ഥ
𝑨ഥ
𝑩𝑪 + ഥ
𝑨BC
5/30/2021 Kiram Bagale @2021 49
0 1 1 0
0 0 0 0
0
1
BC
A
ഥ
𝑨
A
00 01 10
11
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C BC Bഥ
𝑪
ഥ
𝑨𝑪
𝒀 = ഥ
𝑨𝑪
0 1 0 0
0 1 0 0
0
1
BC
A
ഥ
𝑨
A
00 01 10
11
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C BC Bഥ
𝑪
Y=ഥ
𝑩C
0
1
BC
A
ഥ
𝑨
A
00 01 10
11
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C BC Bഥ
𝑪
0 0 1 0
1 0 0 1
𝒀 = 𝑨ഥ
𝑪
0
1
BC
A
ഥ
𝑨
A
00 01 10
11
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C BC Bഥ
𝑪
𝒀 = ഥ
𝑨𝑩 + 𝑩ഥ
𝑪
2. Grouping four adjacent ones (Quad)
• Four adjacent 1’s present may be horizontally or vertically.
• EX: Let the expression Y=ഥ
𝑨ഥ
𝑩𝑪 + ഥ
𝑨BC + ഥ
𝑨ഥ
𝑩ഥ
𝑪 + ഥ
𝑨𝑩ഥ
𝑪
• This gives Y= which is the solution of the given expression.
5/30/2021 Kiram Bagale @2021 50
1 1 1 1
0 0 0 0
0
1
BC
A
ഥ
𝑨
A
00 01 10
11
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C BC Bഥ
𝑪
ഥ
𝑨
Fig: Horizontal grouping of four adjacent cells
ഥ
𝑨
0
1
BC
A
ഥ
𝑨
A
00 01 10
11
ഥ
𝑩ഥ
𝑪 ഥ
𝑩C BC Bഥ
𝑪
0 0 1 1
0 0 1 1
B
Y=B
3. Grouping eight adjacent ones (Octet)
• Eight adjacent 1’s present may be horizontally or vertically.
• EX: Let the expression Y=ഥ
𝑨ഥ
𝑩𝑪 + ഥ
𝑨BC + ഥ
𝑨ഥ
𝑩ഥ
𝑪 + ഥ
𝑨𝑩ഥ
𝑪
• This gives Y= A which is the solution of the given expression.
5/30/2021 Kiram Bagale @2021 51
0 0 0 0
0 0 0 0
1 1 1 1
1 1 1 1
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
A
Fig: Horizontal grouping of four adjacent cells
ഥ
𝑨ഥ
𝑩
11
10
𝑨ഥ
𝑩
5/30/2021 Kiram Bagale @2021 52
• More K-map related definitions:
Example: A function with the following K-Map
Example:
Use K-map to minimize F(A,B,C) =ഥ
𝑨ഥ
𝑩𝑪 + ഥ
𝑨𝑩𝑪+Aഥ
𝑩𝑪 + 𝑨𝑩𝑪
Solution:
1. Use a truth table to identify all the Min-terms (Over time you can do
this mentally, so it would not be necessary to draw it).
5/30/2021 Kiram Bagale @2021 53
2. Fill in the K-map:
a) Select the K-Map that matches the number of variables in your function, (3
for the Example)
b) Draw the K-map (remember the labels are reflective Gray Code)
c) Enter the value ’1’ of the function for the corresponding min-term.
5/30/2021 Kiram Bagale @2021 54
0 1 1 0
0 1 1 0
0
1
BC
A
≡
00 01 10
11
5/30/2021 Kiram Bagale @2021 55
3. The next step is to group as many neighbouring ones as possible.
a. Grouping adjacent min-terms (boxes) is applying the Adjacency theorem
graphically.
a. The goal is to get as large a grouping of 1s as possible (Must form a full
rectangle – cannot group diagonally).
4. For each identified group, look to see which variable has a unique value. In
this case, F(A,B,C) = C since F’s value is not dependent on the value of A and
B.
5/30/2021 Kiram Bagale @2021 56
Example: Write the minimized SOP function represented by the
following K-Map
Example: Use K-map to write the minimized SOP and POS forms of the
following function:
a. F(A,B,C,D)=∑(0,1,4,5,8,9,12,15)
b. F(A,B,C,D)=∏(2,3,5,6,7,8,12,13,14)
Special Case: “Don’t Care” Terms
• In K-map, we can use the unspecified values of a function “don’t
care” as 1 or 0, allowing us to create larger cubes to write products
with smaller Literal Count (LCs).
• Example: F(W,X,Y,Z) with unspecified values (don’t cares, “-“)
5/30/2021 Kiram Bagale @2021 57
5/30/2021 Kiram Bagale @2021 58
• We have an option of assuming “-“ as 0 or 1 whichever ends up with a lower
Literal Count (LC) and therefore lower hardware (gates) cost during the
implementation phase.
• F(W,X,Y,Z)=Xഥ
𝒀ഥ
𝒁 + 𝑾𝒁 + 𝒀𝒁 + 𝑾𝑿𝒀
• For this function the Literal Count (LC) is 10.
5/30/2021 Kiram Bagale @2021 59
• Sometimes it makes sense to use the 0s and write the complement to get a
lower LC.
• 𝐹(𝑊, 𝑋, 𝑌, 𝑍) = 𝑊 ത
𝑌𝑍 + ത
𝑋 ҧ
𝑍 + ഥ
𝑊𝑌
• For this function, the Literal Count (LC) is 7.
• Function in POS form, F(W,X,Y,Z)= (W’+Y+Z’).(X+Y).(W+Y’)
Code Conversion
1. Binary to BCD code conversion
i. First, we will convert the binary number into decimal.
ii. We will convert the decimal number into BCD.
• Example 1: (11110)2
Step 1: First, convert the given binary number into a decimal number.
Finding Decimal Equivalent of the number:
5/30/2021 Kiram Bagale @2021 60
Steps Binary Number Decimal Number
1) (11110) ((1 × 2
4
) + (1 × 2
3
) + (1 × 2
2
) + (1 × 2
1
) + (0 × 2
0
))
2) (11110) (16 + 8 + 4 + 2 + 0)
3) (11110) (30)
Decimal number of the Binary number (11110)2 is (30)10
5/30/2021 Kiram Bagale @2021 61
2. Convert the decimal to the BCD
Steps Decimal Number Conversion
Step 1 30 (0011)(0000)
Step 2 30 (00110000)BCD
• The most significant bit of the decimal number is represented by the bit B4, and
the least significant bits are represented by B3, B2, B1, and B0.
SOP function for different bits of BCD code are as
follows:
𝐵4 = ෍ 𝑚(10,11,12,13,14,15) 𝐵3 = ෍ 𝑚(8,9)
𝐵2 = ෍𝑚(4,5,6,7,14,15) 𝐵4 = ෍𝑚(2,3,6,7,12,13)
𝐵0 = ෍ 𝑚(1,3,5,7,9,11,13,15)
5/30/2021 Kiram Bagale @2021 62
Binary Code Decimal Number BCD Code
A B C D B4 :B3B2B1B0
0 0 0 0 0 0 : 0 0 0 0
0 0 0 1 1 0 : 0 0 0 1
0 0 1 0 2 0 : 0 0 1 0
0 0 1 1 3 0 : 0 0 1 1
0 1 0 0 4 0 : 0 1 0 0
0 1 0 1 5 0 : 0 1 0 1
0 1 1 0 6 0 : 0 1 1 0
0 1 1 1 7 0 : 0 1 1 1
1 0 0 0 8 0 : 1 0 0 0
1 0 0 1 9 0 : 1 0 0 1
1 0 1 0 10 1 : 0 0 0 0
1 0 1 1 11 1 : 0 0 0 1
1 1 0 0 12 1 : 0 0 1 0
1 1 0 1 13 1 : 0 0 1 1
1 1 1 0 14 1 : 0 1 0 0
1 1 1 1 15 1 : 0 1 0 1
5/30/2021 Kiram Bagale @2021 63
The K-maps of the above SOP functions are as follows:
0 1 1 0
0 1 1 0
0 1 1 0
0 1 1 0
B0=D
0 0 1 1
0 0 1 1
1 1 0 0
0 0 0 0
B1= ഥ
𝑨C+ABഥ
𝑪
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
B2= ഥ
𝑨B+BC
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
B3= Aഥ
𝑩ഥ
𝑪
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
0 0 0 0
1 1 1 1
0 0 1 1
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
1 1 0 0
5/30/2021 Kiram Bagale @2021 64
B4= AB + 𝑨𝑪
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
0 0 0 0
0 0 0 0
1 1 1 1
0 0 1 1
B4
B3
B2
B1
B0
A B C D
Fig: Circuit diagram for binary to BCD converter
Binary to Gray code conversion
• The 4-bit binary to Gray code conversion table is as follows:
5/30/2021 Kiram Bagale @2021 65
DecimalNumber 4-bit Binary Code 4-bit Gray Code
ABCD G3G2G1G0
0 0000 0000
1 0001 0001
2 0010 0011
3 0011 0010
4 0100 0110
5 0101 0111
6 0110 0101
7 0111 0100
8 1000 1100
9 1001 1101
10 1010 1111
11 1011 1110
12 1100 1010
13 1101 1011
14 1110 1001
15 1111 1000
𝐺0 = ෍ 𝑚(1,2,5,6,9,10,13,14)
𝐺1 = ෍ 𝑚(2,3,4,5,10,11,12,13)
𝐺2 = ෍ 𝑚(4,5,6,7,8,9,10,11)
𝐺3 = ෍ 𝑚(8,9,10,11,12,13,14,15)
5/30/2021 Kiram Bagale @2021 66
G0=ഥ
𝑪D+Cഥ
𝑫 = 𝑪⨁𝑫
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
0 1 0 1
0 1 0 1
0 1 0 1
0 1 0 1
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
0 0 1 1
1 1 0 0
1 1 0 0
0 0 1 1
G1=Bഥ
𝑪 + ഥ
𝑩𝑪 = 𝑩⨁𝑪
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
0 0 0 0
1 1 1 1
0 0 0 0
1 1 1 1
G2=Aഥ
𝑩 + ഥ
𝑨𝑩 = 𝑨⨁𝑩
00
01
CD
AB
ഥ
𝑨𝑩
AB
00 01 10
11
ഥ
𝑪ഥ
𝑫 ഥ
𝑪D CD Cഥ
𝑫
11
10
ഥ
𝑨ഥ
𝑩
Aഥ
𝑩
0 0 0 0
0 0 0 0
1 1 1 1
1 1 1 1
G3=𝐴
5/30/2021 Kiram Bagale @2021 67
𝐴 𝐵 𝐶 𝐷
𝐺0
𝐺1
𝐺2
𝐺3
Fig: Circuit diagram for binary to Gray code converter
Note: Binary to Excess-3 Do yourself

More Related Content

What's hot

Digital Comprator
Digital CompratorDigital Comprator
Digital Compratorsuraj829
 
Dee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part aDee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part aSITI SABARIAH SALIHIN
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderhymalakshmitirumani
 
BOOLEAN ALGEBRA
BOOLEAN ALGEBRA BOOLEAN ALGEBRA
BOOLEAN ALGEBRA Shaik Aman
 
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEMEFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEMelelijjournal
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits DrSonali Vyas
 
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinCombinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinTAHIR YASIN
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationfoyez ahammad
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuitsAmrutaMehata
 
Digital electronics
Digital electronicsDigital electronics
Digital electronicsnanishajieha
 
FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...
FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...
FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...Arti Parab Academics
 

What's hot (20)

Digital Comprator
Digital CompratorDigital Comprator
Digital Comprator
 
Digital 4-bit Comprator
Digital 4-bit CompratorDigital 4-bit Comprator
Digital 4-bit Comprator
 
Digital Logic & Design
Digital Logic & DesignDigital Logic & Design
Digital Logic & Design
 
Bds lab 4
Bds lab 4Bds lab 4
Bds lab 4
 
Digital 1 8
Digital 1 8Digital 1 8
Digital 1 8
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Dee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part aDee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part a
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adder
 
Chapter 2 ee202 boolean part a
Chapter 2 ee202 boolean part aChapter 2 ee202 boolean part a
Chapter 2 ee202 boolean part a
 
BOOLEAN ALGEBRA
BOOLEAN ALGEBRA BOOLEAN ALGEBRA
BOOLEAN ALGEBRA
 
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEMEFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinCombinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir Yasin
 
Digital design chap 3
Digital design   chap 3Digital design   chap 3
Digital design chap 3
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
Dpsd lecture-notes
Dpsd lecture-notesDpsd lecture-notes
Dpsd lecture-notes
 
Digital design chap 1
Digital design  chap 1Digital design  chap 1
Digital design chap 1
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...
FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...
FYBSC IT Digital Electronics Unit I Chapter I Number System and Binary Arithm...
 

Similar to Unit 3.1

3. Boolean Algebra.pptx
3. Boolean Algebra.pptx3. Boolean Algebra.pptx
3. Boolean Algebra.pptxNaveenPunia5
 
Digital Electronics basics book1_pdf.pdf
Digital Electronics basics book1_pdf.pdfDigital Electronics basics book1_pdf.pdf
Digital Electronics basics book1_pdf.pdfpradnyahirekhanATgma
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).pptThanmayiKumar
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxRithinA1
 
Simplification of Circuits.pdf
Simplification of Circuits.pdfSimplification of Circuits.pdf
Simplification of Circuits.pdfMaryJacob24
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics labswatymanoja
 
4 logic circuit optimisation
4 logic circuit optimisation4 logic circuit optimisation
4 logic circuit optimisationchandkec
 
Digital electronics logic design complete notes.pdf
Digital electronics logic design complete notes.pdfDigital electronics logic design complete notes.pdf
Digital electronics logic design complete notes.pdf022BELEHemant
 
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational CircuitsCOMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational CircuitsVanitha Chandru
 
Chap iii-Logic Gates
Chap iii-Logic GatesChap iii-Logic Gates
Chap iii-Logic GatesBala Ganesh
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfTamiratDejene1
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECESeshaVidhyaS
 

Similar to Unit 3.1 (20)

3. Boolean Algebra.pptx
3. Boolean Algebra.pptx3. Boolean Algebra.pptx
3. Boolean Algebra.pptx
 
14 Lec11 2003
14 Lec11 200314 Lec11 2003
14 Lec11 2003
 
UNIT1-part2.pptx
UNIT1-part2.pptxUNIT1-part2.pptx
UNIT1-part2.pptx
 
Digital Electronics basics book1_pdf.pdf
Digital Electronics basics book1_pdf.pdfDigital Electronics basics book1_pdf.pdf
Digital Electronics basics book1_pdf.pdf
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 
Simplification of Circuits.pdf
Simplification of Circuits.pdfSimplification of Circuits.pdf
Simplification of Circuits.pdf
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
 
4 logic circuit optimisation
4 logic circuit optimisation4 logic circuit optimisation
4 logic circuit optimisation
 
Digital electronics logic design complete notes.pdf
Digital electronics logic design complete notes.pdfDigital electronics logic design complete notes.pdf
Digital electronics logic design complete notes.pdf
 
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational CircuitsCOMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
 
Chap iii-Logic Gates
Chap iii-Logic GatesChap iii-Logic Gates
Chap iii-Logic Gates
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
Introduction.ppt
Introduction.pptIntroduction.ppt
Introduction.ppt
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
DE notes
DE notesDE notes
DE notes
 
Lesson Week 1-2.pptx
Lesson Week 1-2.pptxLesson Week 1-2.pptx
Lesson Week 1-2.pptx
 

Recently uploaded

Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)dollysharma2066
 
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxArtificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxbritheesh05
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidNikhilNagaraju
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...Chandu841456
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.eptoze12
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
Effects of rheological properties on mixing
Effects of rheological properties on mixingEffects of rheological properties on mixing
Effects of rheological properties on mixingviprabot1
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 

Recently uploaded (20)

Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
 
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxArtificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
Effects of rheological properties on mixing
Effects of rheological properties on mixingEffects of rheological properties on mixing
Effects of rheological properties on mixing
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 

Unit 3.1

  • 1. Unit 3 Logic gates and combinational logic Design 5/30/2021 Kiram Bagale @2021 1
  • 2. Logic gates and logic operators • Logic- certain declarative statement to state that the condition is whether true or false. • True- condition fulfilled • False- condition not met • The manner in which the digital circuits responds to an input is referred to as circuit’s logic. • Logic gates- building blocks of digital system, manipulates binary information. • Gates- the logic circuits having more than one input and only one output . 5/30/2021 Kiram Bagale @2021 2
  • 3. • To simplify the logical expression, used in digital circuits, we need to use logical operators. • Three types: 1. AND operator (A.B → logical multiplication) 2. OR operator (A+B → logical addition) 3. NOT operator (A→ A’ logical inversion) • The operation of logic gates are best understood by the help of Truth table. • Logic gates can be categorized as: 1. Basicgates:AND, OR, NOT 2. Universalgates: NAND, NOR 3. Special purposegates: EX-OR, EX-NOR 5/30/2021 Kiram Bagale @2021 3
  • 4. Basic Gates • The basic gates are AND, OR & NOT gates. AND gate: • A digital circuit that has two or more inputs and produces an output. • It is optional to represent the Logical AND with the symbol ‘.’. • Truth table and Logic diagram of 2-input AND gate: A B Y = A.B 0 0 0 0 1 0 1 0 0 1 1 1 5/30/2021 Kiram Bagale @2021 4
  • 5. OR gate • An OR gate is a digital circuit that has two or more inputs and produces an output. • This logical or is represented with the symbol ‘+’. • Truth table of 2-input or gate. 5/30/2021 Kiram Bagale @2021 5 A B Y = A + B 0 0 0 0 1 1 1 0 1 1 1 1
  • 6. NOT gate • A NOT gate is a digital circuit that has single input and single output. • The output of NOT gate is the logical inversion of input. • Hence, the NOT gate is also called as inverter. • Truth table of NOT gate. 5/30/2021 Kiram Bagale @2021 6 A Y = A’ 0 1 1 0
  • 7. UNIVERSALGATES • NAND & NOR gates are called as universal gates. • WE can implement any Boolean function, which is in sum of products (SOP) form by using NAND gates alone. • we can implement any Boolean function, which is in product of sums (POS) form by using NOR gates alone. 5/30/2021 Kiram Bagale @2021 7
  • 8. NAND gate • NAND gate is a digital circuit that has two or more inputs and produces an output. • Combination of AND gate and NOT gate. • Inversion of logical AND gate. • Equivalent to AND gate followed by NOT gate. 5/30/2021 Kiram Bagale @2021 8 A B Y = (A.B)’ 0 0 1 0 1 1 1 0 1 1 1 0
  • 9. NOR gate • NOR gate is a digital circuit that has two or more inputs and produces an output • Inversion of logical OR. • OR gate followed by NOT gate. 5/30/2021 Kiram Bagale @2021 9 A B Y = (A+B)’ 0 0 1 0 1 0 1 0 0 1 1 0
  • 10. Special Purpose Gates • X-OR & X-NOR gates are called as special purpose gates. • Special cases of OR & NOR gates. X-OR gate: • The full form of X-OR gate is Exclusive-OR gate. • Its function is same as that of OR gate except for some cases, when the inputs having even number of ones. • The output of X-OR gate is also called as an odd function. 5/30/2021 Kiram Bagale @2021 10 A B Y = A⊕B 0 0 0 0 1 1 1 0 1 1 1 0
  • 11. Exclusive-NOR gate: • The full form of X-NOR gate is exclusive-nor gate. • Its function is same as that of NOR gate except for some cases, when the inputs having even number of ones. • The output of X-NOR gate is also called as an even function. 5/30/2021 Kiram Bagale @2021 11 A B Y = A⊙B 0 0 1 0 1 0 1 0 0 1 1 1
  • 13. Boolean Algebra • Introduced by Gorge Boole in 1854. • Used for systematic treatment of logic. • Two valued Boolean algebra called switching algebra, demonstrates the bi-stable electrical system. • Deals with binary system. • Useful for designing logical circuits, used in processor of computer. • Logic gates are the building block of modern computer. 5/30/2021 Kiram Bagale @2021 13
  • 14. Rules of Boolean Algebra • Variables can have only two values, ‘0’ for low and ‘1’ for high. • Complement of the variable is represented by “ ’ ” or “¯”. e.g., complement of B is B’ or ഥ 𝐁. If B=0 then ഥ 𝐁=1 and vice versa. • ORing of variables is represented by (+) sign between them. e.g, ORing of A,B is A+B and so on. • ANDing of variables is represented by (.) sign between them. e.g, ANDing of A, b=B is A.B and so on. 5/30/2021 Kiram Bagale @2021 14
  • 15. 5/30/2021 Kiram Bagale @2021 15 Basic Boolean Laws are: 1. Commutative laws 2. Associative laws 3. Distributive laws 1. Commutative laws • Law of addition of two variables is written as, A+B=B+A • Law of multiplication of two variables is written as, A.B=B.A A.B A B A.B A B ≡ Fig: application of commutative law of multiplication ≡A B A B A+B A+B Fig: application of commutative law of addition
  • 16. 5/30/2021 Kiram Bagale @2021 16 2. Associative laws • Associative law of addition A+(B+C)=(A+B)+C • Associative law of multiplication A.(B.C)=(A.B).C A A+(B+C) B C B+C A B A+B C (A+B)+C ≡ ≡ A.(B.C) A B.C B C (A.B).C A.B C A B Fig: Associative law of addition Fig: Associative law of multiplication
  • 17. 5/30/2021 Kiram Bagale @2021 17 3. Distributive laws • The distributive law of three variables can be defined as, A(B+C)=A.B+A.C ≡ C B C+B A A.(B+C) A B A C A.B+A.C Fig: Distributive law of three variables
  • 18. Boolean expression rules 1. A+0=A 2. A+1=1 3. A.0=0 4. A.1=A 5. A+A=A 6. A+ ഥ 𝑨=1 7. A.A=A 8. A. ഥ 𝑨=0 9. ന 𝑨 = 𝑨 10.A+AB=A 11.A+ഥ 𝑨B=A+B 12.(A+B)(A+C)=A+BC 5/30/2021 Kiram Bagale @2021 18
  • 19. De-Morgan’sTheorem • Theorem 1: “The complement of the product is equal to addition of the complements”. • It shows that NAND gate is equivalent to bubbled OR gate. 𝑨. 𝑩 = ഥ 𝑨 + 𝑩 5/30/2021 Kiram Bagale @2021 19 ≡ A B 𝑨.𝑩 ഥ 𝑨+ഥ 𝑩 A B A B A.B 𝑨.𝑩 ഥ 𝑨 ഥ 𝑩 ഥ 𝑨+ഥ 𝑩 0 0 0 1 1 1 1 0 1 0 1 1 0 1 1 0 0 1 0 1 1 1 1 1 0 0 0 0 Fig:Verification table
  • 20. • Theorem 2: “The complement of the sum is equal to product of the complements”. • It shows that NOR gate is equivalent to bubbled AND gate. 𝑨 + 𝑩 = ഥ 𝑨. 𝑩 5/30/2021 Kiram Bagale @2021 20 ≡ A B 𝑨 + 𝑩 ഥ 𝑨. ഥ 𝑩 A B A B A+B 𝑨 + 𝑩 ഥ 𝑨 ഥ 𝑩 ഥ 𝑨. ഥ 𝑩 0 0 0 1 1 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 1 1 1 0 0 0 0 Fig:Verification table
  • 21. 5/30/2021 Kiram Bagale @2021 21 Exercise: Apply De-Morgan’s theorems to each of the following expressions: Example1: ((A+B+C). D)’ Example2:((ABC).D)’ 1. OPERATOR PRECEDENCE: i. Parentheses ii. NOT iii. AND iv. OR
  • 22. Duality theorem • Statement: “Every algebraic expression deducible from the postulates of Boolean algebra remains valid if the operators and identity elements are interchanged”. • There is precise duality between the operators AND and OR and the digits ‘0’ and ‘1’. • Step 1:change each OR sign to an AND sign and vice-versa. • Step 2: complement any ‘0’ or ‘1’ appearing in the statement. • Example: For expression, A+0=A, the dual is A.1=A A(B+C)=A.B+A.C, its dual is (A+B)(A+C) 5/30/2021 Kiram Bagale @2021 22
  • 23. Realization of various logic gates using universal gates 1. Realization of various logic gates using NAND: i. NOT gate using NAND Y = (A.B)’ = (A.A)’ (∵A=B) = A’ ii. AND gate using NAND Y1 = (A.B)’ Y=Y1’ = ((A.B)’)’ = A.B 5/30/2021 Kiram Bagale @2021 23 Y A B Fig: NOT gate Using NAND Y=Y1’=A.B Y1=(A.B)’ A B Fig: AND gate Using NAND
  • 24. 5/30/2021 Kiram Bagale @2021 24 iii. OR gate using NAND Y= A + B = 𝑨 + 𝑩 = 𝑨′. 𝑩′ A’ A B’ B Y =(A’.B’)’ =A+B Fig: OR gate Using NAND
  • 25. 5/30/2021 Kiram Bagale @2021 25 iv. NOR gate using NAND Y= (A + B)’ = 𝑨′. 𝑩′ Fig: NOR gate Using NAND A’ A B’ B Y1 =(A’.B’)’ =A+B Y=Y1’
  • 26. 5/30/2021 Kiram Bagale @2021 26 v. X-OR gate using NAND Y= (A⊕ B)=(Aഥ 𝑩 +ഥ 𝑨B) = 𝑨′𝑩 + 𝑨𝑩′ = 𝑨′𝑩 ′. (𝑨𝑩′)′ A’ A B’ B Y= 𝑨′𝑩 ′.(𝑨𝑩′)′ Y2=(A.B’)’ Y1 =(A’.B)’ Fig: XOR gate Using NAND
  • 27. 5/30/2021 Kiram Bagale @2021 27 vi. X-NOR gate using NAND Y= (A ʘ B)=(ഥ 𝑨ഥ 𝑩 +AB) = 𝑨′𝑩′ + 𝑨𝑩 = 𝑨′𝑩′ ′. (𝑨𝑩)′ Fig: X-NOR gate Using NAND A B Y= 𝑨′𝑩′ ′.(𝑨𝑩)′ Y2=(A’.B’)’ A’ B’ Y1 =(A.B)’
  • 28. 2. Realization of various logic gates using NOR: 1. NOT gate using NOR Y=A’ 2. OR gate using NOR 3. AND gate using NOR 4. NAND gate using NOR 5. X-OR gate using NOR 6. X-NOR gate using NOR 5/30/2021 Kiram Bagale @2021 28 A Y=A’
  • 29. Boolean Functions • Terminology: F(a,b,c)=a’bc+abc’+ab+c+…. • Variables: a,b,c and can have values ‘0’ or ‘1’ • Prime Implicant: Product or sum term obtained by combining the maximum possible number of adjacent squares (min/max-terms) in map. • Essential Prime Implicant: Sequence covered by only 1-prime implicant. • Literal: Appearance of variables, complemented or non- complemented. • Product terms: Logical anded terms • Minterms: ANDing terms(Product) of literals, input appears exactly once. • Maxterms: ORing terms(Sum) of literals, input appears exactly once 5/30/2021 Kiram Bagale @2021 29
  • 30. • Minterms/Maxterms for 3-binary variables Inputs Minterms Maxterms A B C TERMS NOTATION TERMS NOTATION 0 0 0 A’B’C’ m0 A+B+C M0 0 0 1 A’B’C m1 A+B+C’ M1 0 1 0 A’BC’ m2 A+B’+C M2 0 1 1 A’BC m3 A+B’+C’ M3 1 0 0 AB’C’ m4 A’+B+C M4 1 0 1 AB’C m5 A’+B+C’ M5 5/30/2021 Kiram Bagale @2021 30 1 1 0 ABC’ m6 A’+B’+C M6 1 1 1 ABC m7 A’+B’+C’ M7
  • 31. Canonical and standard forms • Boolean functions can be expressed as: Sum of Minterms or Product of Maxterms and are said to be in canonical form. An arbitrary logic function can be expressed in: 1. Sum of product (SOP) 2. Product of Sum (POS) 1. Sum of product (SOP)/sum of Minterms • For n-bit binary input there will be 2^n distinct Minterms. • Minterms= 1’s function in the truth table. • If the terms are not in SOP form, then can be expressed into sum of AND terms. • Each term is inspected to see if it contains all the variables. • If any variable is missing then it is ANDed with an expression such as A+A’, where A is a missing variable. 5/30/2021 Kiram Bagale @2021 31
  • 32. Ex: Express the Boolean function in a sum of Minterms F(A,B,C)=A+B’C Solution: The given function has three variables A,B and C. The first variable contains only one variable A so, variable B and C are missing. A=A(B+B’)=AB+AB’ (∵ B+B’=1) Again the variable c is missing, AB(C+C’)+AB’(C+C’)=ABC+ABC’+AB’C+AB’C’ In the second term the variable A is missing, B’C(A+A’)=AB’C+A’B’C Now, combining the first and second term, F(A,B,C)=A+B’C) =ABC+ABC’+AB’C+AB’C’+AB’C+A’B’C =ABC+ABC’+AB’C+AB’C’+A’B’C =m7+m6+m5+m4+m1 F(A,B,C)=m(1,4,5,6,7) • The  symbol represents the ORing of the terms and the number following are Minterms of the function. 5/30/2021 Kiram Bagale @2021 32
  • 33. 2. Product of sum(POS)/Product of Maxterms • n-bit binary input=2^n Maxterms • Must be in OR terms. • Use of distributive law, A+BC=(A+B)(A+C) • Any missing variable X is ORed with base expression using XX’. 5/30/2021 Kiram Bagale @2021 33 Ex1:Express the Boolean function in a sum of Minterms F(A,B,C)=A+B’C Solution: The given function has three variablesA,B and C. using distributive law, A+B’C=(A+B’)(A+C) A+B’= A+B’+CC’= (A+B’+C)(A+B’+C’) (∵ CC’=0) A+C = A+C+BB’=(A+B+C)(A+B’+C) Combining all, F(A,B,C)=A+B’C=(A+B+C)(A+B’+C)(A+B’+C’)=M0M1M2=(0,2,3)
  • 34. 5/30/2021 Kiram Bagale @2021 34 Ex2: Express the Boolean function in a sum of Minterms F(A,B,C)=AB+A’C Solution: The given function has three variables A,B and C. Using the distributive law, A=A+(BB’)=(A+B)(A+B’) (∵ BB’=0) Againthe variable c is missing, AB(C+C’)+AB’(C+C’)=ABC+ABC’+AB’C+AB’C’ In the second termthe variable Ais missing, B’C(A+A’)=AB’C+A’B’C Now, combining the first and second term, F(A,B,C)=A+B’C) =ABC+ABC’+AB’C+AB’C’+AB’C+A’B’C =ABC+ABC’+AB’C+AB’C’+A’B’C =m7+m6+m5+m4+m1 F(A,B,C)=m(1,4,5,6,7) The  symbol represents the ORing of the terms and the number following are Minterms of the function.
  • 35. Conversion between canonical forms • Let the expression be F(A,B,C) =m(1,4,5,6,7) =m1+m4+m5+m6+m7 It’s complement can be expressed as, ഥ 𝑭(A,B,C)=m(0,2,3)=m0+m2+m3 • Now, if we use De-Morgan’s theorem F’ is obtained as, F(A,B,C) = m0+m2+m3 = 𝒎𝒐.𝒎𝟐. 𝒎𝟑 =M0.M2.M3 =(0,2,3) • ഥ 𝒎i =Mi 5/30/2021 Kiram Bagale @2021 35
  • 36. 1. Find the Minterms and Maxterms of a Boolean function F(A,B,C)=A’B’+C. 5/30/2021 Kiram Bagale @2021 36 INPUTS OUTPUTS A B C F(A,B,C)=A’B’+C 0 0 0 1 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 1 Fig: Truth table for the function F(A,B,C)=A’B’+C
  • 37. 5/30/2021 Kiram Bagale @2021 37 • The Minterms of the Boolean function from the truth table are: m0,m1,m3,m5,and m7. • SOP: F(A,B,C) =A’B’C’+A’B’C+A’BC+AB’C+ABC =m0+m1+m3+m5+m7 =m(0,1,3,5,7) • Since, there are 3-input variables, there are 8-Min/Maxterms. • The non-Minterms are the Maxterms (POS). F(A,B,C)=(2,4,6)=(A+B’+C)(A’+B+C)(A’+B’+C)
  • 38. Karnaugh-MAP • The digital circuit are mostly constructed using digital gates. • Minimization of digital gate is major concern in digital circuits. • Minimization reduces the size and cost with improved performance. • Karnaugh-MAP is one of the popular method of minimization. • Boolean expression can be minimized in two different ways: 1. Boolean Algebra method 2. MAP method 5/30/2021 Kiram Bagale @2021 38
  • 39. • Karnaugh-MAP is a graphical representation of truth table of given expression. • Can be used for: 1. One and two variables 2. Three variables 3. Four variables 5/30/2021 Kiram Bagale @2021 39 ഥ 𝑨 ഥ 𝑨𝑩 A B ഥ 𝑩 B ഥ 𝑨 A ഥ 𝑩 𝑨ഥ 𝑩 𝑨B ഥ 𝑨 A ഥ 𝑨 A A Fig1: K-map For One variable Fig2: K-map For Two variable Fig3: K-map For Three variable ഥ 𝑨ഥ 𝑩ഥ 𝑪 ഥ 𝑨ഥ 𝑩𝑪 A BC ഥ 𝑩ഥ 𝑪 ഥ 𝑩C ഥ 𝑨 A ഥ 𝑨𝑩𝑪 ABC ഥ 𝑨𝑩ഥ 𝑪 ABഥ 𝑪 BC Bഥ 𝑪 𝑨ഥ 𝑩ഥ 𝑪 𝑨ഥ 𝑩𝑪
  • 40. 5/30/2021 Kiram Bagale @2021 40 Fig4: K-map For Four variable AB CD ഥ 𝑪ഥ 𝑫 ഥ 𝑪𝐃 ഥ 𝑨ഥ 𝑩 ഥ 𝑨B CD Cഥ 𝑫 ABഥ 𝑪ഥ 𝑫 Aഥ 𝑩ഥ 𝑪ഥ 𝑫 ABഥ 𝑪𝑫 Aഥ 𝑩ഥ 𝑪D ABCD Aഥ 𝑩CD A𝑩𝑪ഥ 𝑫 Aഥ 𝑩𝑪ഥ 𝑫 ഥ 𝑨ഥ 𝑩ഥ 𝑪ഥ 𝑫 ഥ 𝑨Bഥ 𝑪ഥ 𝑫 ഥ 𝑨ഥ 𝑩ഥ 𝑪𝑫 ഥ 𝑨Bഥ 𝑪D ഥ 𝑨ഥ 𝑩𝑪𝑫 ഥ 𝑨BCD ഥ 𝑨ഥ 𝑩𝑪ഥ 𝑫 ഥ 𝑨BCഥ 𝑫 𝑨ഥ 𝑩 AB
  • 41. Representing Minterms (SOP) in K-map 5/30/2021 Kiram Bagale @2021 41 ഥ 𝑨 A ഥ 𝑨 A A Fig5: K-map For One and Two variable Fig6: K-map For Three variable Fig7: K-map For Four variable AB CD ഥ 𝑪ഥ 𝑫 ഥ 𝑪𝐃 ഥ 𝑨ഥ 𝑩 ഥ 𝑨B CD Cഥ 𝑫 ABഥ 𝑪ഥ 𝑫 Aഥ 𝑩ഥ 𝑪ഥ 𝑫 ABഥ 𝑪𝑫 Aഥ 𝑩ഥ 𝑪D ABCD Aഥ 𝑩CD A𝑩𝑪ഥ 𝑫 Aഥ 𝑩𝑪ഥ 𝑫 ഥ 𝑨ഥ 𝑩ഥ 𝑪ഥ 𝑫 ഥ 𝑨Bഥ 𝑪ഥ 𝑫 ഥ 𝑨ഥ 𝑩ഥ 𝑪𝑫 ഥ 𝑨Bഥ 𝑪D ഥ 𝑨ഥ 𝑩𝑪𝑫 ഥ 𝑨BCD ഥ 𝑨ഥ 𝑩𝑪ഥ 𝑫 ഥ 𝑨BCഥ 𝑫 𝑨ഥ 𝑩 AB 0 1 ഥ 𝑨 ഥ 𝑨𝑩 A B ത 𝐵 B ഥ 𝑨 A ഥ 𝑩 𝐴 ത 𝐵 𝐴B 0 1 2 3 ഥ 𝑨𝑩𝑪 A𝑩𝑪 ABഥ 𝑪 ഥ 𝑨ഥ 𝑩ഥ 𝑪 ഥ 𝑨ഥ 𝑩𝑪 A BC ഥ 𝑩ഥ 𝑪 ഥ 𝑩C ഥ 𝑨 A ഥ 𝑨𝑩ഥ 𝑪 ABഥ 𝑪 BC Bഥ 𝑪 ഥ 𝑨BC ABC 𝑨ഥ 𝑩ഥ 𝑪 𝑨ഥ 𝑩𝑪 0 1 3 2 4 5 7 6 0 1 2 3 4 5 6 7 8 9 11 10 12 13 15 14
  • 42. 5/30/2021 Kiram Bagale @2021 42 𝒎𝟎 𝒎𝟏 A B 0 1 𝟎 1 𝒎𝟐 𝒎𝟑 Fig8: K-map For One and Two variable Fig9: K-map For Three variable Fig10: K-map For Four variable AB CD 𝟎𝟎 𝟎𝟏 𝟎𝟎 𝟎𝟏 11 10 m12 m8 m13 m9 m15 m11 m14 m10 𝒎𝟎 𝒎𝟒 𝒎𝟏 𝒎𝟓 𝒎𝟑 𝒎𝟕 𝒎𝟐 𝒎𝟔 10 11 𝒎𝟎 m1 0 1 A 𝒎𝟑 𝒎𝟎 𝒎𝟏 A BC 𝟎𝟎 𝟎𝟏 𝟎 1 m3 𝒎𝟐 11 10 𝒎𝟒 𝒎𝟓 m7 m6
  • 43. 5/30/2021 Kiram Bagale @2021 43 M𝟎 M𝟏 A B 0 1 0 1 M𝟐 M𝟑 Fig8: K-map For One and Two variable Fig9: K-map For Three variable Fig10: K-map For Four variable AB CD 𝟎𝟎 𝟎𝟏 00 𝟎𝟏 11 10 M12 M8 M13 M9 M15 M11 M14 M10 𝑴𝟎 𝑴𝟒 𝑴𝟏 𝑴𝟓 𝑴𝟑 𝑴𝟕 𝑴𝟐 𝑴𝟔 𝟏𝟎 11 M𝟎 M1 0 1 A 𝒎𝟑 𝑴𝟎 𝑴𝟏 A BC 00 𝟎𝟏 0 1 M3 𝑴𝟐 11 10 𝑴𝟒 𝑴𝟓 M7 M6 Representing Maxterms (POS) in K-map
  • 44. Plotting a K-map • K-map provides a systematic method for simplifying Boolean expression. • Provides simplest SOP or POS, minimized expression. Representing Truth table in K-Map 1. Cell: smallest unit of K-map representing to one line of Truth table. Input variables → cell’s coordinate Output variables → cell’s content • Ex: let us take an X-OR gate Y=A’B+AB’ 5/30/2021 Kiram Bagale @2021 44
  • 45. 5/30/2021 Kiram Bagale @2021 45 Input Output A B Y 0 0 0 0 1 1 1 0 1 1 1 0 0 1 1 0 B A 0 1 0 1
  • 46. Representing standard SOP on K-map • Place ‘1’ in each cell corresponding to a term (Minterm) in SOP expression. • Remaining cells are filled with ‘0’. • EX: Plot Boolean expression Y=ABC’+ABC+A’B’C ON THE K-map. Solution: The Boolean expression has 3-variables and hence it can be plotted using 3-variables. 5/30/2021 Kiram Bagale @2021 46 𝟎 𝟏 A BC 𝟎𝟎 𝟎𝟏 𝟎 1 11 10 𝟎 𝟎 1 1 𝟎 𝟎
  • 47. Representing standard POS on K-map • Place ‘0’ in each cell corresponding to a term (Maxterm) in SOP expression. • Remaining cells are filled with ‘1’. • EX: Plot Boolean expression Y=ABC’+ABC+A’B’C ON THE K-map. Solution: The Boolean expression has 3-variables and hence it can be plotted using 3-variables. 5/30/2021 Kiram Bagale @2021 47 A BC 𝟎𝟎 𝟎𝟏 𝟎 1 11 10 𝟏 𝟏 0 0 𝟏 𝟏 1 𝟎
  • 48. Grouping cells for simplification • Cells are said to be adjacent if they form the single change rule. 5/30/2021 Kiram Bagale @2021 48 Top and corresponding bottom adjacent Leftmost and corresponding rightmost adjacent
  • 49. 0 0 1 1 0 0 0 1 1. Grouping two adjacent ones (pair) • Two adjacent 1’s present may be horizontally or vertically. • EX: Let the expression Y=ഥ 𝑨ഥ 𝑩𝑪 + ഥ 𝑨BC 5/30/2021 Kiram Bagale @2021 49 0 1 1 0 0 0 0 0 0 1 BC A ഥ 𝑨 A 00 01 10 11 ഥ 𝑩ഥ 𝑪 ഥ 𝑩C BC Bഥ 𝑪 ഥ 𝑨𝑪 𝒀 = ഥ 𝑨𝑪 0 1 0 0 0 1 0 0 0 1 BC A ഥ 𝑨 A 00 01 10 11 ഥ 𝑩ഥ 𝑪 ഥ 𝑩C BC Bഥ 𝑪 Y=ഥ 𝑩C 0 1 BC A ഥ 𝑨 A 00 01 10 11 ഥ 𝑩ഥ 𝑪 ഥ 𝑩C BC Bഥ 𝑪 0 0 1 0 1 0 0 1 𝒀 = 𝑨ഥ 𝑪 0 1 BC A ഥ 𝑨 A 00 01 10 11 ഥ 𝑩ഥ 𝑪 ഥ 𝑩C BC Bഥ 𝑪 𝒀 = ഥ 𝑨𝑩 + 𝑩ഥ 𝑪
  • 50. 2. Grouping four adjacent ones (Quad) • Four adjacent 1’s present may be horizontally or vertically. • EX: Let the expression Y=ഥ 𝑨ഥ 𝑩𝑪 + ഥ 𝑨BC + ഥ 𝑨ഥ 𝑩ഥ 𝑪 + ഥ 𝑨𝑩ഥ 𝑪 • This gives Y= which is the solution of the given expression. 5/30/2021 Kiram Bagale @2021 50 1 1 1 1 0 0 0 0 0 1 BC A ഥ 𝑨 A 00 01 10 11 ഥ 𝑩ഥ 𝑪 ഥ 𝑩C BC Bഥ 𝑪 ഥ 𝑨 Fig: Horizontal grouping of four adjacent cells ഥ 𝑨 0 1 BC A ഥ 𝑨 A 00 01 10 11 ഥ 𝑩ഥ 𝑪 ഥ 𝑩C BC Bഥ 𝑪 0 0 1 1 0 0 1 1 B Y=B
  • 51. 3. Grouping eight adjacent ones (Octet) • Eight adjacent 1’s present may be horizontally or vertically. • EX: Let the expression Y=ഥ 𝑨ഥ 𝑩𝑪 + ഥ 𝑨BC + ഥ 𝑨ഥ 𝑩ഥ 𝑪 + ഥ 𝑨𝑩ഥ 𝑪 • This gives Y= A which is the solution of the given expression. 5/30/2021 Kiram Bagale @2021 51 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 A Fig: Horizontal grouping of four adjacent cells ഥ 𝑨ഥ 𝑩 11 10 𝑨ഥ 𝑩
  • 52. 5/30/2021 Kiram Bagale @2021 52 • More K-map related definitions: Example: A function with the following K-Map
  • 53. Example: Use K-map to minimize F(A,B,C) =ഥ 𝑨ഥ 𝑩𝑪 + ഥ 𝑨𝑩𝑪+Aഥ 𝑩𝑪 + 𝑨𝑩𝑪 Solution: 1. Use a truth table to identify all the Min-terms (Over time you can do this mentally, so it would not be necessary to draw it). 5/30/2021 Kiram Bagale @2021 53
  • 54. 2. Fill in the K-map: a) Select the K-Map that matches the number of variables in your function, (3 for the Example) b) Draw the K-map (remember the labels are reflective Gray Code) c) Enter the value ’1’ of the function for the corresponding min-term. 5/30/2021 Kiram Bagale @2021 54 0 1 1 0 0 1 1 0 0 1 BC A ≡ 00 01 10 11
  • 55. 5/30/2021 Kiram Bagale @2021 55 3. The next step is to group as many neighbouring ones as possible. a. Grouping adjacent min-terms (boxes) is applying the Adjacency theorem graphically. a. The goal is to get as large a grouping of 1s as possible (Must form a full rectangle – cannot group diagonally). 4. For each identified group, look to see which variable has a unique value. In this case, F(A,B,C) = C since F’s value is not dependent on the value of A and B.
  • 56. 5/30/2021 Kiram Bagale @2021 56 Example: Write the minimized SOP function represented by the following K-Map Example: Use K-map to write the minimized SOP and POS forms of the following function: a. F(A,B,C,D)=∑(0,1,4,5,8,9,12,15) b. F(A,B,C,D)=∏(2,3,5,6,7,8,12,13,14)
  • 57. Special Case: “Don’t Care” Terms • In K-map, we can use the unspecified values of a function “don’t care” as 1 or 0, allowing us to create larger cubes to write products with smaller Literal Count (LCs). • Example: F(W,X,Y,Z) with unspecified values (don’t cares, “-“) 5/30/2021 Kiram Bagale @2021 57
  • 58. 5/30/2021 Kiram Bagale @2021 58 • We have an option of assuming “-“ as 0 or 1 whichever ends up with a lower Literal Count (LC) and therefore lower hardware (gates) cost during the implementation phase. • F(W,X,Y,Z)=Xഥ 𝒀ഥ 𝒁 + 𝑾𝒁 + 𝒀𝒁 + 𝑾𝑿𝒀 • For this function the Literal Count (LC) is 10.
  • 59. 5/30/2021 Kiram Bagale @2021 59 • Sometimes it makes sense to use the 0s and write the complement to get a lower LC. • 𝐹(𝑊, 𝑋, 𝑌, 𝑍) = 𝑊 ത 𝑌𝑍 + ത 𝑋 ҧ 𝑍 + ഥ 𝑊𝑌 • For this function, the Literal Count (LC) is 7. • Function in POS form, F(W,X,Y,Z)= (W’+Y+Z’).(X+Y).(W+Y’)
  • 60. Code Conversion 1. Binary to BCD code conversion i. First, we will convert the binary number into decimal. ii. We will convert the decimal number into BCD. • Example 1: (11110)2 Step 1: First, convert the given binary number into a decimal number. Finding Decimal Equivalent of the number: 5/30/2021 Kiram Bagale @2021 60 Steps Binary Number Decimal Number 1) (11110) ((1 × 2 4 ) + (1 × 2 3 ) + (1 × 2 2 ) + (1 × 2 1 ) + (0 × 2 0 )) 2) (11110) (16 + 8 + 4 + 2 + 0) 3) (11110) (30) Decimal number of the Binary number (11110)2 is (30)10
  • 61. 5/30/2021 Kiram Bagale @2021 61 2. Convert the decimal to the BCD Steps Decimal Number Conversion Step 1 30 (0011)(0000) Step 2 30 (00110000)BCD • The most significant bit of the decimal number is represented by the bit B4, and the least significant bits are represented by B3, B2, B1, and B0. SOP function for different bits of BCD code are as follows: 𝐵4 = ෍ 𝑚(10,11,12,13,14,15) 𝐵3 = ෍ 𝑚(8,9) 𝐵2 = ෍𝑚(4,5,6,7,14,15) 𝐵4 = ෍𝑚(2,3,6,7,12,13) 𝐵0 = ෍ 𝑚(1,3,5,7,9,11,13,15)
  • 62. 5/30/2021 Kiram Bagale @2021 62 Binary Code Decimal Number BCD Code A B C D B4 :B3B2B1B0 0 0 0 0 0 0 : 0 0 0 0 0 0 0 1 1 0 : 0 0 0 1 0 0 1 0 2 0 : 0 0 1 0 0 0 1 1 3 0 : 0 0 1 1 0 1 0 0 4 0 : 0 1 0 0 0 1 0 1 5 0 : 0 1 0 1 0 1 1 0 6 0 : 0 1 1 0 0 1 1 1 7 0 : 0 1 1 1 1 0 0 0 8 0 : 1 0 0 0 1 0 0 1 9 0 : 1 0 0 1 1 0 1 0 10 1 : 0 0 0 0 1 0 1 1 11 1 : 0 0 0 1 1 1 0 0 12 1 : 0 0 1 0 1 1 0 1 13 1 : 0 0 1 1 1 1 1 0 14 1 : 0 1 0 0 1 1 1 1 15 1 : 0 1 0 1
  • 63. 5/30/2021 Kiram Bagale @2021 63 The K-maps of the above SOP functions are as follows: 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 B0=D 0 0 1 1 0 0 1 1 1 1 0 0 0 0 0 0 B1= ഥ 𝑨C+ABഥ 𝑪 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 B2= ഥ 𝑨B+BC 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 B3= Aഥ 𝑩ഥ 𝑪 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 0 0 0 0 1 1 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0
  • 64. 5/30/2021 Kiram Bagale @2021 64 B4= AB + 𝑨𝑪 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 B4 B3 B2 B1 B0 A B C D Fig: Circuit diagram for binary to BCD converter
  • 65. Binary to Gray code conversion • The 4-bit binary to Gray code conversion table is as follows: 5/30/2021 Kiram Bagale @2021 65 DecimalNumber 4-bit Binary Code 4-bit Gray Code ABCD G3G2G1G0 0 0000 0000 1 0001 0001 2 0010 0011 3 0011 0010 4 0100 0110 5 0101 0111 6 0110 0101 7 0111 0100 8 1000 1100 9 1001 1101 10 1010 1111 11 1011 1110 12 1100 1010 13 1101 1011 14 1110 1001 15 1111 1000 𝐺0 = ෍ 𝑚(1,2,5,6,9,10,13,14) 𝐺1 = ෍ 𝑚(2,3,4,5,10,11,12,13) 𝐺2 = ෍ 𝑚(4,5,6,7,8,9,10,11) 𝐺3 = ෍ 𝑚(8,9,10,11,12,13,14,15)
  • 66. 5/30/2021 Kiram Bagale @2021 66 G0=ഥ 𝑪D+Cഥ 𝑫 = 𝑪⨁𝑫 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 0 0 1 1 1 1 0 0 1 1 0 0 0 0 1 1 G1=Bഥ 𝑪 + ഥ 𝑩𝑪 = 𝑩⨁𝑪 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 G2=Aഥ 𝑩 + ഥ 𝑨𝑩 = 𝑨⨁𝑩 00 01 CD AB ഥ 𝑨𝑩 AB 00 01 10 11 ഥ 𝑪ഥ 𝑫 ഥ 𝑪D CD Cഥ 𝑫 11 10 ഥ 𝑨ഥ 𝑩 Aഥ 𝑩 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 G3=𝐴
  • 67. 5/30/2021 Kiram Bagale @2021 67 𝐴 𝐵 𝐶 𝐷 𝐺0 𝐺1 𝐺2 𝐺3 Fig: Circuit diagram for binary to Gray code converter Note: Binary to Excess-3 Do yourself