SlideShare a Scribd company logo

The IEEE 1149.1 Boundary-scan test standard

•Download as PPT, PDF•
•
Jose Manuel Martins Ferreira
Jose Manuel Martins Ferreira

Talk delivered to bachelor students of electrical engineering at the Technical University of Talllinn in May 2009

EducationBusinessTechnology
1 of 32
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
Outline ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 1
[object Object],[object Object],[object Object],[object Object],[object Object],1: The IEEE 1149.1 std (boundary-scan test)
Why Boundary Scan Test? ,[object Object],[object Object],[object Object]
The application domain of BST ,[object Object],[object Object],[object Object]
The BS test principle ,[object Object]
The basic BS cell ,[object Object],[object Object],[object Object],[object Object]
The BS architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
TAP controller state transition diagram
BST instructions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
2: The remote BST controller (MWS-TAP) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Why / what for? ,[object Object],[object Object],[object Object]
Setup: The MWS board ,[object Object],[object Object]
MWS board: the JTAG pins TMS TCK TDO TDI
Setup: IP and connections ,[object Object],[object Object]
Set up (cont.) ,[object Object],[object Object],[object Object],[object Object]
MWS-TAP – set IP address and connect
MWS-TAP – Open / write a new SVF test program
Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
Outline of this talk ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 2
3: The demonstration board ,[object Object],[object Object],[object Object],[object Object]
Block diagram of the demonstration board
Schematic diagram
Integrity check of the BS infrastructure ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Led control ,[object Object],[object Object],instructions BS register
MWS-TAP – Example (led control)
4: Open and short fault detection ,[object Object],[object Object],[object Object]
Detection of open circuit X1 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short-circuit X2 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short circuit X9 ,[object Object]
[object Object],Detection of short circuit X16
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]

Recommended

Jtag presentation
Jtag presentationJtag presentation
Jtag presentation
klinetik
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
Deiptii Das
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
Dr.YNM
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
Subash John
 
Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
UART
UARTUART
UART
Naveen Kumar
 

Recommended

Jtag presentation
Jtag presentationJtag presentation
Jtag presentation
klinetik
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
Deiptii Das
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
Dr.YNM
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
Subash John
 
Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
UART
UARTUART
UART
Naveen Kumar
 
SOC design
SOC design SOC design
SOC design
Vinchipsytm Vlsitraining
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
kumar gavanurmath
 
System On Chip
System On ChipSystem On Chip
System On Chip
A B Shinde
 
CMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURESCMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURES
VaishaliVaishali14
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
Usha Mehta
 
System On Chip
System On ChipSystem On Chip
System On Chip
anishgoel
 
I2C
I2CI2C
I2C
rchovatiya
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
A B Shinde
 
SPI Bus Protocol
SPI Bus ProtocolSPI Bus Protocol
SPI Bus Protocol
Sudhanshu Janwadkar
 
System on chip buses
System on chip busesSystem on chip buses
System on chip buses
A B Shinde
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
dragonpradeep
 
FPGA
FPGAFPGA
FPGA
Abhilash Nair
 
Communication Protocols (UART, SPI,I2C)
Communication Protocols (UART, SPI,I2C)Communication Protocols (UART, SPI,I2C)
Communication Protocols (UART, SPI,I2C)
Emertxe Information Technologies Pvt Ltd
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
Dilip Mathuria
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
saisudheerkotta
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
yogeshwaran k
 
Verilog Pli
Verilog PliVerilog Pli
Verilog Pli
amit_monty
 
Scan insertion
Scan insertionScan insertion
Scan insertion
kumar gavanurmath
 
Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applications
Sudhanshu Janwadkar
 
Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
Veryx Technologies
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
srivaishnavi sivagnanam
 

More Related Content

What's hot

System On Chip
System On ChipSystem On Chip
System On Chip
anishgoel
 

What's hot (20)

SOC design
SOC design SOC design
SOC design
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
 
System On Chip
System On ChipSystem On Chip
System On Chip
 
CMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURESCMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURES
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
 
System On Chip
System On ChipSystem On Chip
System On Chip
 
I2C
I2CI2C
I2C
 
VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
 
SPI Bus Protocol
SPI Bus ProtocolSPI Bus Protocol
SPI Bus Protocol
 
System on chip buses
System on chip busesSystem on chip buses
System on chip buses
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
 
FPGA
FPGAFPGA
FPGA
 
Communication Protocols (UART, SPI,I2C)
Communication Protocols (UART, SPI,I2C)Communication Protocols (UART, SPI,I2C)
Communication Protocols (UART, SPI,I2C)
 
Vlsi testing
Vlsi testingVlsi testing
Vlsi testing
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
 
Verilog Pli
Verilog PliVerilog Pli
Verilog Pli
 
Scan insertion
Scan insertionScan insertion
Scan insertion
 
Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applications
 

Similar to The IEEE 1149.1 Boundary-scan test standard

Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
srivaishnavi sivagnanam
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
PROFIBUS and PROFINET InternationaI - PI UK
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
Hank Lydick
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11g
Arpan Pal
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
ashwini reliserv
 

Similar to The IEEE 1149.1 Boundary-scan test standard (20)

Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
 
Zigbee 802-15-4
Zigbee 802-15-4Zigbee 802-15-4
Zigbee 802-15-4
 
Design and development of automated tests for the IoT
Design and development of automated tests for the IoTDesign and development of automated tests for the IoT
Design and development of automated tests for the IoT
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
 
On using BS to improve the
On using BS to improve theOn using BS to improve the
On using BS to improve the
 
Speed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkSpeed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC framework
 
HYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarHYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection Webinar
 
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfSamsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
 
cFrame framework slides
cFrame framework slidescFrame framework slides
cFrame framework slides
 
Call flow umts
Call flow umtsCall flow umts
Call flow umts
 
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemDCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
 
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESLTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
 
End to End Convergence
End to End ConvergenceEnd to End Convergence
End to End Convergence
 
Ethernet basics
Ethernet basicsEthernet basics
Ethernet basics
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11g
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
 
Equip test
Equip testEquip test
Equip test
 

More from Jose Manuel Martins Ferreira

Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Jose Manuel Martins Ferreira
 

More from Jose Manuel Martins Ferreira (7)

Ddis3010 course work_spec_slides
Ddis3010 course work_spec_slidesDdis3010 course work_spec_slides
Ddis3010 course work_spec_slides
 
REV2010
REV2010REV2010
REV2010
 
REV2009
REV2009REV2009
REV2009
 
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUP
 
Adelaide Jan 2009
Adelaide Jan 2009Adelaide Jan 2009
Adelaide Jan 2009
 
Elearning Up Jan2009
Elearning Up Jan2009Elearning Up Jan2009
Elearning Up Jan2009
 
SBCCI08
SBCCI08SBCCI08
SBCCI08
 

Recently uploaded

The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
heathfieldcps1
 

Recently uploaded (20)

Fostering Friendships - Enhancing Social Bonds in the Classroom
Fostering Friendships - Enhancing Social Bonds in the ClassroomFostering Friendships - Enhancing Social Bonds in the Classroom
Fostering Friendships - Enhancing Social Bonds in the Classroom
 
Tatlong Kwento ni Lola basyang-1.pdf arts
Tatlong Kwento ni Lola basyang-1.pdf artsTatlong Kwento ni Lola basyang-1.pdf arts
Tatlong Kwento ni Lola basyang-1.pdf arts
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
 
How to Add New Custom Addons Path in Odoo 17
How to Add New Custom Addons Path in Odoo 17How to Add New Custom Addons Path in Odoo 17
How to Add New Custom Addons Path in Odoo 17
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
Google Gemini An AI Revolution in Education.pptx
Google Gemini An AI Revolution in Education.pptxGoogle Gemini An AI Revolution in Education.pptx
Google Gemini An AI Revolution in Education.pptx
 
Single or Multiple melodic lines structure
Single or Multiple melodic lines structureSingle or Multiple melodic lines structure
Single or Multiple melodic lines structure
 
OSCM Unit 2_Operations Processes & Systems
OSCM Unit 2_Operations Processes & SystemsOSCM Unit 2_Operations Processes & Systems
OSCM Unit 2_Operations Processes & Systems
 
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
 
HMCS Max Bernays Pre-Deployment Brief (May 2024).pptx
HMCS Max Bernays Pre-Deployment Brief (May 2024).pptxHMCS Max Bernays Pre-Deployment Brief (May 2024).pptx
HMCS Max Bernays Pre-Deployment Brief (May 2024).pptx
 
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptxHMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
 
Graduate Outcomes Presentation Slides - English
Graduate Outcomes Presentation Slides - EnglishGraduate Outcomes Presentation Slides - English
Graduate Outcomes Presentation Slides - English
 
How to setup Pycharm environment for Odoo 17.pptx
How to setup Pycharm environment for Odoo 17.pptxHow to setup Pycharm environment for Odoo 17.pptx
How to setup Pycharm environment for Odoo 17.pptx
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Understanding Accommodations and Modifications
Understanding Accommodations and ModificationsUnderstanding Accommodations and Modifications
Understanding Accommodations and Modifications
 
Jamworks pilot and AI at Jisc (20/03/2024)
Jamworks pilot and AI at Jisc (20/03/2024)Jamworks pilot and AI at Jisc (20/03/2024)
Jamworks pilot and AI at Jisc (20/03/2024)
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
FSB Advising Checklist - Orientation 2024
FSB Advising Checklist - Orientation 2024FSB Advising Checklist - Orientation 2024
FSB Advising Checklist - Orientation 2024
 
COMMUNICATING NEGATIVE NEWS - APPROACHES .pptx
COMMUNICATING NEGATIVE NEWS - APPROACHES .pptxCOMMUNICATING NEGATIVE NEWS - APPROACHES .pptx
COMMUNICATING NEGATIVE NEWS - APPROACHES .pptx
 

The IEEE 1149.1 Boundary-scan test standard

  • 1. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9. TAP controller state transition diagram
  • 10.
  • 11.
  • 12.
  • 13.
  • 14. MWS board: the JTAG pins TMS TCK TDO TDI
  • 15.
  • 16.
  • 17. MWS-TAP – set IP address and connect
  • 18. MWS-TAP – Open / write a new SVF test program
  • 19. Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
  • 20.
  • 21.
  • 22. Block diagram of the demonstration board
  • 24.
  • 25.
  • 26. MWS-TAP – Example (led control)
  • 27.
  • 28.
  • 29.
  • 30.
  • 31.
  • 32. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]