SlideShare a Scribd company logo
1 of 16
OHM CAD SYSTEMOHM CAD SYSTEM
PCB DESIGN CAPABILITIESPCB DESIGN CAPABILITIES
 PCB DesignPCB Design
 Schematic DevelopmentSchematic Development
 Library Development & maintenanceLibrary Development & maintenance
 SI AnalysisSI Analysis
 Board FabricationBoard Fabrication
 Board AssemblyBoard Assembly
 DFx AnalysisDFx Analysis
Our core ServicesOur core Services
confidentlconfidentl dhakshinamoorthy@ohmcadsystem.com
 PCB DesignPCB Design
•• Scratch to Gerber and support for manufacturingScratch to Gerber and support for manufacturing
•• Constraint driven Auto-routingConstraint driven Auto-routing
•• Creation of topology templates and routing rulesCreation of topology templates and routing rules
 Library creationLibrary creation
•• Footprint CreationFootprint Creation
 Schematic entrySchematic entry
•• Design and Schematics EntryDesign and Schematics Entry
•• Symbol creationSymbol creation
•• Conversion of Paper based into CAD basedConversion of Paper based into CAD based
 CAD TranslationCAD Translation
•• Conversion of PCB from one Layout tool to another tool.Conversion of PCB from one Layout tool to another tool.
•• Conversion of Schematic from one tool to another tool.Conversion of Schematic from one tool to another tool.
 SI / EMI AnalysisSI / EMI Analysis
•• Pre-route and Post-route AnalysisPre-route and Post-route Analysis
•• Timing ,reflection and crosstalk AnalysisTiming ,reflection and crosstalk Analysis
•• EMI AnalysisEMI Analysis
 Fabrication & AssemblyFabrication & Assembly
Our CapabilitiesOur Capabilities
confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
 Specialized in Analog,digital,mixed & RF designs.Specialized in Analog,digital,mixed & RF designs.
 High density PCB : 540 pin/Sq. inchHigh density PCB : 540 pin/Sq. inch
 High layer count boards : 24 layersHigh layer count boards : 24 layers
 High speed interconnects : 10GbpsHigh speed interconnects : 10Gbps
 Max. Component count: >4000Max. Component count: >4000
 Min BGA pitch: 0.4mmMin BGA pitch: 0.4mm
 Max. BGA pin count: 1156 pinsMax. BGA pin count: 1156 pins
 Via used: Blind, buried and microVia used: Blind, buried and micro
 Rule setup: Constraint managerRule setup: Constraint manager
 Topology definition: SigXplorerTopology definition: SigXplorer
 DFM,DFA & DFT Analysis for high-yield &low-cost productionDFM,DFA & DFT Analysis for high-yield &low-cost production
Extreme DesignsExtreme Designs
confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
 PCB LayoutPCB Layout
 Cadence Allegro 16.6Cadence Allegro 16.6
 Mentor PADS-9.5Mentor PADS-9.5
 Schematic EntrySchematic Entry
 Concept HDLConcept HDL
 Orcad Capture CISOrcad Capture CIS
 Power logicPower logic
 Signal Integrity & EMI ToolsSignal Integrity & EMI Tools
 Allegro SI ExpertAllegro SI Expert
 Mentor HyperlynxMentor Hyperlynx
 CAM toolsCAM tools
 CAM 350CAM 350
 VALOR NPIVALOR NPI
Tool ExpertiseTool Expertise
confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
 Networking & TelecomNetworking & Telecom
 Consumer electronicsConsumer electronics
 AutomotiveAutomotive
 Wireless ApplicationsWireless Applications
 Military ApplicationsMilitary Applications
 Power Supply DesignsPower Supply Designs
 RF DesignsRF Designs
 Computers & PeripheralsComputers & Peripherals
MarketsMarkets
confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
Case study-1Case study-1
 Ultra high density Mobile phoneUltra high density Mobile phone
 Consumer electronicsConsumer electronics
 8 layer board8 layer board
 High Speed Digital & critical powerHigh Speed Digital & critical power
requirementsrequirements
confidentialconfidential
Case study-2Case study-2
 Ultra high density SBC Module – 540 Pins per sq inchUltra high density SBC Module – 540 Pins per sq inch
 Military ApplicationMilitary Application
 20 layer20 layer
 High Speed DigitalHigh Speed Digital
confidentialconfidential
Case study-3Case study-3
 Low layer & High Routing densityLow layer & High Routing density
 Networking & SAN application usingNetworking & SAN application using Intel chipsetsIntel chipsets
 8 layer8 layer
 High Speed Digital with DDR-II & PCIe InterfacesHigh Speed Digital with DDR-II & PCIe Interfaces
confidentialconfidential
Case study-4Case study-4
 Low densityLow density
 Wireless LAN ApplicationWireless LAN Application
 4 layer – PCB Printed Antenna4 layer – PCB Printed Antenna
 High Speed Digital, RF DesignHigh Speed Digital, RF Design
 Cost effective & High volume productCost effective & High volume product
confidentialconfidential
Case study-5Case study-5
 High Routing densityHigh Routing density
 Networking applicationNetworking application
 16 layer16 layer
 Used Blind, buried & through holes viaUsed Blind, buried & through holes via
confidentialconfidential
Case study-6Case study-6
 Large Form factor - ATCA cardLarge Form factor - ATCA card
 Telecom Application – 24 layersTelecom Application – 24 layers
 High pin count BGA – 1156 pinsHigh pin count BGA – 1156 pins
 High Speed DigitalHigh Speed Digital
confidentialconfidential
Case study-7Case study-7
 High density RoutingHigh density Routing
 Semicondutor ATE applicationSemicondutor ATE application
 24 layer24 layer
 High Speed Digital & controlled impedanceHigh Speed Digital & controlled impedance
confidentialconfidential
Case study-8Case study-8
 Networking applicationNetworking application
 14 layer14 layer
 High Speed Digital with DDR-III,10G Ethernet,DIMM & PCIeHigh Speed Digital with DDR-III,10G Ethernet,DIMM & PCIe
InterfacesInterfaces
 PCIe form factorPCIe form factor
confidentialconfidential
Business ModelBusiness Model
We work on two different model as per the requirement and convenience ofWe work on two different model as per the requirement and convenience of
the customer.the customer.
Fixed development modelFixed development model
Based on the design input received from the customer will provide theBased on the design input received from the customer will provide the
quote.quote.
Assuming there will not be major ECO after the evaluation.Assuming there will not be major ECO after the evaluation.
Invoice will be raised after the completion of the project for the number ofInvoice will be raised after the completion of the project for the number of
hours agreed.hours agreed.
Time & Material modelTime & Material model
Based on the input received we will provide the rough estimationBased on the input received we will provide the rough estimation
After the completion of the project we will be raising the invoice for theAfter the completion of the project we will be raising the invoice for the
actual number of hours spend.actual number of hours spend.
confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
DhakshinamoorthyDhakshinamoorthy
Email: dhakshinamoorthy@ohmcadsystem.comEmail: dhakshinamoorthy@ohmcadsystem.com
ContactsContacts
dhakshinamoorthy@ohmcadsystem.comconfidentialconfidential

More Related Content

What's hot

Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Altera Corporation
 
ODSA Workshop: Development Effort Summary
ODSA Workshop: Development Effort SummaryODSA Workshop: Development Effort Summary
ODSA Workshop: Development Effort SummaryODSA Workgroup
 
Prosody s telephony software
Prosody s telephony softwareProsody s telephony software
Prosody s telephony softwareMark Bosworth
 
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...Tom Diederich
 
Nbsingh csir-ceeri-semiconductor-activities
Nbsingh csir-ceeri-semiconductor-activitiesNbsingh csir-ceeri-semiconductor-activities
Nbsingh csir-ceeri-semiconductor-activitiesNarendra Bahadur Singh
 
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...Shinya Takamaeda-Y
 
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxToday's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxFPGA Central
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Arraydecebems
 
Resume_8years-Exp_Embedded
Resume_8years-Exp_EmbeddedResume_8years-Exp_Embedded
Resume_8years-Exp_EmbeddedVijayraj Hada
 
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachAn Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachMostafa Khamis
 
Sci scada toolbox
Sci scada toolboxSci scada toolbox
Sci scada toolboxAwesomejk
 
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data CenterNetwork: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data CenterMichelle Holley
 
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCAST, Inc.
 

What's hot (14)

Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2
 
ODSA Workshop: Development Effort Summary
ODSA Workshop: Development Effort SummaryODSA Workshop: Development Effort Summary
ODSA Workshop: Development Effort Summary
 
Prosody s telephony software
Prosody s telephony softwareProsody s telephony software
Prosody s telephony software
 
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
 
Nbsingh csir-ceeri-semiconductor-activities
Nbsingh csir-ceeri-semiconductor-activitiesNbsingh csir-ceeri-semiconductor-activities
Nbsingh csir-ceeri-semiconductor-activities
 
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern F...
 
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxToday's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Array
 
Resume_8years-Exp_Embedded
Resume_8years-Exp_EmbeddedResume_8years-Exp_Embedded
Resume_8years-Exp_Embedded
 
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping ApproachAn Automatic Generation of NoC Architectures: An Application-Mapping Approach
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
 
Trends For Innovating Faster
Trends For Innovating FasterTrends For Innovating Faster
Trends For Innovating Faster
 
Sci scada toolbox
Sci scada toolboxSci scada toolbox
Sci scada toolbox
 
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data CenterNetwork: Synchronization: IEEE1588's Future in Computing and the Data Center
Network: Synchronization: IEEE1588's Future in Computing and the Data Center
 
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
 

Similar to OHM CAD SYSTEM Capabilities

FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionPersiPersi1
 
RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021RISC-V International
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Arvind Kumar
 
SDR for radar 090623
SDR for radar 090623SDR for radar 090623
SDR for radar 090623Bertalan EGED
 
TES Electronic Solutions System on Silicon and Design Capabilities
TES Electronic Solutions System on Silicon and Design CapabilitiesTES Electronic Solutions System on Silicon and Design Capabilities
TES Electronic Solutions System on Silicon and Design CapabilitiesGuenter Zeisel
 
s2c-success-story-penstar.pdf
s2c-success-story-penstar.pdfs2c-success-story-penstar.pdf
s2c-success-story-penstar.pdfS2C Limited
 
Meritronics_Company rev 07.02.14
Meritronics_Company rev 07.02.14Meritronics_Company rev 07.02.14
Meritronics_Company rev 07.02.14Fides Sales
 
Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna
 
CFD and FPGAs
CFD and FPGAsCFD and FPGAs
CFD and FPGAsgacaffe
 
Hai Tao at AI Frontiers: Deep Learning For Embedded Vision System
Hai Tao at AI Frontiers: Deep Learning For Embedded Vision SystemHai Tao at AI Frontiers: Deep Learning For Embedded Vision System
Hai Tao at AI Frontiers: Deep Learning For Embedded Vision SystemAI Frontiers
 
HughesCircuits_Rev4a_2
HughesCircuits_Rev4a_2HughesCircuits_Rev4a_2
HughesCircuits_Rev4a_2Steven Hughes
 
Rambus corporate-overview
Rambus corporate-overviewRambus corporate-overview
Rambus corporate-overviewRambus
 
Graduation Project Presentation
Graduation Project PresentationGraduation Project Presentation
Graduation Project PresentationMostafa Elhoushi
 
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...Edge AI and Vision Alliance
 

Similar to OHM CAD SYSTEM Capabilities (20)

Resume_Bhasker
Resume_BhaskerResume_Bhasker
Resume_Bhasker
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021
 
Detailed Cv
Detailed CvDetailed Cv
Detailed Cv
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions
 
SDR for radar 090623
SDR for radar 090623SDR for radar 090623
SDR for radar 090623
 
TES Electronic Solutions System on Silicon and Design Capabilities
TES Electronic Solutions System on Silicon and Design CapabilitiesTES Electronic Solutions System on Silicon and Design Capabilities
TES Electronic Solutions System on Silicon and Design Capabilities
 
A2 e overview
A2 e overviewA2 e overview
A2 e overview
 
s2c-success-story-penstar.pdf
s2c-success-story-penstar.pdfs2c-success-story-penstar.pdf
s2c-success-story-penstar.pdf
 
Meritronics_Company rev 07.02.14
Meritronics_Company rev 07.02.14Meritronics_Company rev 07.02.14
Meritronics_Company rev 07.02.14
 
Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa Resume
 
CFD and FPGAs
CFD and FPGAsCFD and FPGAs
CFD and FPGAs
 
Hai Tao at AI Frontiers: Deep Learning For Embedded Vision System
Hai Tao at AI Frontiers: Deep Learning For Embedded Vision SystemHai Tao at AI Frontiers: Deep Learning For Embedded Vision System
Hai Tao at AI Frontiers: Deep Learning For Embedded Vision System
 
Resume_A0
Resume_A0Resume_A0
Resume_A0
 
HughesCircuits_Rev4a_2
HughesCircuits_Rev4a_2HughesCircuits_Rev4a_2
HughesCircuits_Rev4a_2
 
Rambus corporate-overview
Rambus corporate-overviewRambus corporate-overview
Rambus corporate-overview
 
Graduation Project Presentation
Graduation Project PresentationGraduation Project Presentation
Graduation Project Presentation
 
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
 
Fixed-point Multi-Core DSP Platform
Fixed-point Multi-Core DSP PlatformFixed-point Multi-Core DSP Platform
Fixed-point Multi-Core DSP Platform
 
HiPEAC-Keynote.pptx
HiPEAC-Keynote.pptxHiPEAC-Keynote.pptx
HiPEAC-Keynote.pptx
 

OHM CAD SYSTEM Capabilities

  • 1. OHM CAD SYSTEMOHM CAD SYSTEM PCB DESIGN CAPABILITIESPCB DESIGN CAPABILITIES
  • 2.  PCB DesignPCB Design  Schematic DevelopmentSchematic Development  Library Development & maintenanceLibrary Development & maintenance  SI AnalysisSI Analysis  Board FabricationBoard Fabrication  Board AssemblyBoard Assembly  DFx AnalysisDFx Analysis Our core ServicesOur core Services confidentlconfidentl dhakshinamoorthy@ohmcadsystem.com
  • 3.  PCB DesignPCB Design •• Scratch to Gerber and support for manufacturingScratch to Gerber and support for manufacturing •• Constraint driven Auto-routingConstraint driven Auto-routing •• Creation of topology templates and routing rulesCreation of topology templates and routing rules  Library creationLibrary creation •• Footprint CreationFootprint Creation  Schematic entrySchematic entry •• Design and Schematics EntryDesign and Schematics Entry •• Symbol creationSymbol creation •• Conversion of Paper based into CAD basedConversion of Paper based into CAD based  CAD TranslationCAD Translation •• Conversion of PCB from one Layout tool to another tool.Conversion of PCB from one Layout tool to another tool. •• Conversion of Schematic from one tool to another tool.Conversion of Schematic from one tool to another tool.  SI / EMI AnalysisSI / EMI Analysis •• Pre-route and Post-route AnalysisPre-route and Post-route Analysis •• Timing ,reflection and crosstalk AnalysisTiming ,reflection and crosstalk Analysis •• EMI AnalysisEMI Analysis  Fabrication & AssemblyFabrication & Assembly Our CapabilitiesOur Capabilities confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
  • 4.  Specialized in Analog,digital,mixed & RF designs.Specialized in Analog,digital,mixed & RF designs.  High density PCB : 540 pin/Sq. inchHigh density PCB : 540 pin/Sq. inch  High layer count boards : 24 layersHigh layer count boards : 24 layers  High speed interconnects : 10GbpsHigh speed interconnects : 10Gbps  Max. Component count: >4000Max. Component count: >4000  Min BGA pitch: 0.4mmMin BGA pitch: 0.4mm  Max. BGA pin count: 1156 pinsMax. BGA pin count: 1156 pins  Via used: Blind, buried and microVia used: Blind, buried and micro  Rule setup: Constraint managerRule setup: Constraint manager  Topology definition: SigXplorerTopology definition: SigXplorer  DFM,DFA & DFT Analysis for high-yield &low-cost productionDFM,DFA & DFT Analysis for high-yield &low-cost production Extreme DesignsExtreme Designs confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
  • 5.  PCB LayoutPCB Layout  Cadence Allegro 16.6Cadence Allegro 16.6  Mentor PADS-9.5Mentor PADS-9.5  Schematic EntrySchematic Entry  Concept HDLConcept HDL  Orcad Capture CISOrcad Capture CIS  Power logicPower logic  Signal Integrity & EMI ToolsSignal Integrity & EMI Tools  Allegro SI ExpertAllegro SI Expert  Mentor HyperlynxMentor Hyperlynx  CAM toolsCAM tools  CAM 350CAM 350  VALOR NPIVALOR NPI Tool ExpertiseTool Expertise confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
  • 6.  Networking & TelecomNetworking & Telecom  Consumer electronicsConsumer electronics  AutomotiveAutomotive  Wireless ApplicationsWireless Applications  Military ApplicationsMilitary Applications  Power Supply DesignsPower Supply Designs  RF DesignsRF Designs  Computers & PeripheralsComputers & Peripherals MarketsMarkets confidentialconfidential dhakshinamoorthy@ohmcadsystem.com
  • 7. Case study-1Case study-1  Ultra high density Mobile phoneUltra high density Mobile phone  Consumer electronicsConsumer electronics  8 layer board8 layer board  High Speed Digital & critical powerHigh Speed Digital & critical power requirementsrequirements confidentialconfidential
  • 8. Case study-2Case study-2  Ultra high density SBC Module – 540 Pins per sq inchUltra high density SBC Module – 540 Pins per sq inch  Military ApplicationMilitary Application  20 layer20 layer  High Speed DigitalHigh Speed Digital confidentialconfidential
  • 9. Case study-3Case study-3  Low layer & High Routing densityLow layer & High Routing density  Networking & SAN application usingNetworking & SAN application using Intel chipsetsIntel chipsets  8 layer8 layer  High Speed Digital with DDR-II & PCIe InterfacesHigh Speed Digital with DDR-II & PCIe Interfaces confidentialconfidential
  • 10. Case study-4Case study-4  Low densityLow density  Wireless LAN ApplicationWireless LAN Application  4 layer – PCB Printed Antenna4 layer – PCB Printed Antenna  High Speed Digital, RF DesignHigh Speed Digital, RF Design  Cost effective & High volume productCost effective & High volume product confidentialconfidential
  • 11. Case study-5Case study-5  High Routing densityHigh Routing density  Networking applicationNetworking application  16 layer16 layer  Used Blind, buried & through holes viaUsed Blind, buried & through holes via confidentialconfidential
  • 12. Case study-6Case study-6  Large Form factor - ATCA cardLarge Form factor - ATCA card  Telecom Application – 24 layersTelecom Application – 24 layers  High pin count BGA – 1156 pinsHigh pin count BGA – 1156 pins  High Speed DigitalHigh Speed Digital confidentialconfidential
  • 13. Case study-7Case study-7  High density RoutingHigh density Routing  Semicondutor ATE applicationSemicondutor ATE application  24 layer24 layer  High Speed Digital & controlled impedanceHigh Speed Digital & controlled impedance confidentialconfidential
  • 14. Case study-8Case study-8  Networking applicationNetworking application  14 layer14 layer  High Speed Digital with DDR-III,10G Ethernet,DIMM & PCIeHigh Speed Digital with DDR-III,10G Ethernet,DIMM & PCIe InterfacesInterfaces  PCIe form factorPCIe form factor confidentialconfidential
  • 15. Business ModelBusiness Model We work on two different model as per the requirement and convenience ofWe work on two different model as per the requirement and convenience of the customer.the customer. Fixed development modelFixed development model Based on the design input received from the customer will provide theBased on the design input received from the customer will provide the quote.quote. Assuming there will not be major ECO after the evaluation.Assuming there will not be major ECO after the evaluation. Invoice will be raised after the completion of the project for the number ofInvoice will be raised after the completion of the project for the number of hours agreed.hours agreed. Time & Material modelTime & Material model Based on the input received we will provide the rough estimationBased on the input received we will provide the rough estimation After the completion of the project we will be raising the invoice for theAfter the completion of the project we will be raising the invoice for the actual number of hours spend.actual number of hours spend. confidentialconfidential dhakshinamoorthy@ohmcadsystem.com