• Senior DFT engineer with 3+ years’ experience in full chip DfT implementation and verification of scan architectures, JTAG, memory BIST, ATPG. • The engineer should be well versed in Verilog/VHDL RTL coding, experienced in using Mentor DfT tools and Cadence tools.