SlideShare a Scribd company logo
Balochistan
University Of
Information
Technology
Engineering and
Management
Sciences
Department of
Computer Engineering
Two Channels Multiplexer
or 2x1 Multiplexer
Atta Ullah Khan
43878@student.buitms.edu.pk
DIGITAL SYSTEM DESIGN
#000000
BUITEMS
Overview
 What is Multiplexer?
 Types of Multiplexer.
 Block Diagram of 2x1 and 4x1 Multiplexer.
 Timing Diagram of 2x1 Multiplexer.
 Real Time Multiplexer.
 Example of Two Channels Multiplexer?
9/1/2020 Digital System Design 2
BUITEMS
What is Multiplexer ?
 A multiplexer is a device which select one out of several
inputs & forward it to signal Output line.
 Multiplexer is also known as MUX.
 Multiplexer is also known as Data Selector. `
Remember in Multiplexer the number of output is always 1.
9/1/2020 Digital System Design 3
BUITEMS
Types of Multiplexer
 02:1 MUX,
 04:1 MUX,
 08:1 MUX,
 16:1 MUX,
 32:1 MUX.
9/1/2020 Digital System Design 4
BUITEMS
Block Diagram of Multiplexer
9/1/2020 Digital System Design 5
Block
Diagram of
4 x 1
Multiplexer
Block
Diagram of
2 x 1
Multiplexer
S1
S2
SEL
S1
S2
S3
S4
U
U
SEL1
SEL2
Find Number of Input Lines
n = Selection lines
2n
BUITEMS
Truth Table of 2:1 Multiplexer
9/1/2020 Digital System Design 6
Block
Diagram of
2 x 1
Multiplexer
S1
S2
SEL
U
SEL Output (U)
0 S1
1 S2
Logical Expression / Boolean Function
U = SEL . S1 + SEL . S2
BUITEMS
Timing Diagram of 2:1 Multiplexer
9/1/2020 Digital System Design 7
BUITEMS
Truth Table of 4:1 Multiplexer
9/1/2020 Digital System Design 8
SEL1 SEL2 Output (U)
0 0 S1
0 1 S2
1 0 S3
1 1 S4
Logical Expression / Boolean Function
SOP = SEL1 . SEL2 . S1 + SEL1 . SEL2 . S2 + SEL1 . SEL2 . S3 + SE1 . SEL2 . S4
Block
Diagram of
4 x 1
Multiplexer
S1
S2
S3
S4
U
SEL1
SEL2
BUITEMS
9/1/2020 Digital System Design 9
Price: 30 Rs
8-Channel Analog
Multiplexer CD4051
Real Time Multiplexer
Price: 80 Rs
8 channel CMOS
Analog Multiplexer
DG408DY
BUITEMS
Circuit Diagram of 2:1 Multiplexer
9/1/2020 Digital System Design 10
U = SEL · S1 · S2 + SEL · S1 · S2 + SEL · S1 · S2 + SEL · S1 · S2
U = (S1 · S2 + S1 · S2) · SEL + (S1 · S2 + S1 · S2) · SEL
U = ((S2 + S2) · S1) · SEL + ((S1 + S1) · S2) · SEL
U = S1 · SEL + S2 · SEL
Minimizing the Circuit
(S1 + S1) = 1,
(S2 + S2) = 1
BUITEMS
Circuit Diagram of 2:1 Multiplexer
9/1/2020 Digital System Design 11
U = S1 · SEL + S2 · SEL
The Final Expression
BUITEMS
Implementation of 4:1 Multiplexer
9/1/2020 Digital System Design 12
https://circuitdigest.com/tutorial/what-is-multiplexer-circuit-and-how-it-works
BUITEMS
MUX – Online Simulator
9/1/2020 Digital System Design 13
BUITEMS
9/1/2020 Digital System Design 14
Thank You
Have a Nice Day

More Related Content

Similar to What is Multiplexer? Two Channels Multiplexer

Combinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxCombinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptx
MrRRThirrunavukkaras
 
IRJET - Distributed Arithmetic Method for Complex Multiplication
IRJET -  	  Distributed Arithmetic Method for Complex MultiplicationIRJET -  	  Distributed Arithmetic Method for Complex Multiplication
IRJET - Distributed Arithmetic Method for Complex Multiplication
IRJET Journal
 
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
Satish Chandra
 
Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...
Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...
Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...
IRJET Journal
 
Kassem2009
Kassem2009Kassem2009
Kassem2009
lazchi
 
DIGITAL ELECTRONICS TRAINER KIT
DIGITAL ELECTRONICS TRAINER KITDIGITAL ELECTRONICS TRAINER KIT
DIGITAL ELECTRONICS TRAINER KIT
Amit Prakash Ghimire
 
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. TechniqueDesign and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
IJMER
 
L10-handout.pdf
L10-handout.pdfL10-handout.pdf
L10-handout.pdf
TRNHONGLINHBCHCM
 
L10-handout.pdf
L10-handout.pdfL10-handout.pdf
L10-handout.pdf
TRNHONGLINHBCHCM
 
Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.
PSK Research Foundation
 
FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...
FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...
FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...
VLSICS Design
 
FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...
FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...
FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...
VLSICS Design
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
Dilum Bandara
 
C10ComputerEngg.pptx
C10ComputerEngg.pptxC10ComputerEngg.pptx
C10ComputerEngg.pptx
vijayapraba1
 
unit-6_combinational_jbiunkjnjbkjbjjcircuit-2.ppt
unit-6_combinational_jbiunkjnjbkjbjjcircuit-2.pptunit-6_combinational_jbiunkjnjbkjbjjcircuit-2.ppt
unit-6_combinational_jbiunkjnjbkjbjjcircuit-2.ppt
J. Glory Precious
 
Area and Power Efficient Up-Down counter Design by Using Full Adder Module
Area and Power Efficient Up-Down counter Design by Using Full Adder ModuleArea and Power Efficient Up-Down counter Design by Using Full Adder Module
Area and Power Efficient Up-Down counter Design by Using Full Adder Module
IJEEE
 
Iaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digitalIaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digital
Iaetsd Iaetsd
 
ARPS Architecture
ARPS ArchitectureARPS Architecture
ARPS Architecture
Harsh Kaushik
 

Similar to What is Multiplexer? Two Channels Multiplexer (20)

Combinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxCombinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptx
 
IRJET - Distributed Arithmetic Method for Complex Multiplication
IRJET -  	  Distributed Arithmetic Method for Complex MultiplicationIRJET -  	  Distributed Arithmetic Method for Complex Multiplication
IRJET - Distributed Arithmetic Method for Complex Multiplication
 
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
1 Unit-1 DEC B.Tech ECE III Sem Syllabus & Intro.pptx
 
Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...
Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...
Implementation and Comparative Analysis of 2x1 Multiplexers Using Different D...
 
microprocessors
microprocessorsmicroprocessors
microprocessors
 
Kassem2009
Kassem2009Kassem2009
Kassem2009
 
DIGITAL ELECTRONICS TRAINER KIT
DIGITAL ELECTRONICS TRAINER KITDIGITAL ELECTRONICS TRAINER KIT
DIGITAL ELECTRONICS TRAINER KIT
 
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. TechniqueDesign and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
 
Lecture 3
Lecture 3Lecture 3
Lecture 3
 
L10-handout.pdf
L10-handout.pdfL10-handout.pdf
L10-handout.pdf
 
L10-handout.pdf
L10-handout.pdfL10-handout.pdf
L10-handout.pdf
 
Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.Digital Design for B.Tech. / B.Sc.
Digital Design for B.Tech. / B.Sc.
 
FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...
FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...
FPGA IMPLEMENTATION OF SOFT OUTPUT VITERBI ALGORITHM USING MEMORYLESS HYBRID ...
 
FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...
FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...
FPGA Implementation of Soft Output Viterbi Algorithm Using Memoryless Hybrid ...
 
Combinational Circuits
Combinational CircuitsCombinational Circuits
Combinational Circuits
 
C10ComputerEngg.pptx
C10ComputerEngg.pptxC10ComputerEngg.pptx
C10ComputerEngg.pptx
 
unit-6_combinational_jbiunkjnjbkjbjjcircuit-2.ppt
unit-6_combinational_jbiunkjnjbkjbjjcircuit-2.pptunit-6_combinational_jbiunkjnjbkjbjjcircuit-2.ppt
unit-6_combinational_jbiunkjnjbkjbjjcircuit-2.ppt
 
Area and Power Efficient Up-Down counter Design by Using Full Adder Module
Area and Power Efficient Up-Down counter Design by Using Full Adder ModuleArea and Power Efficient Up-Down counter Design by Using Full Adder Module
Area and Power Efficient Up-Down counter Design by Using Full Adder Module
 
Iaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digitalIaetsd vlsi based implementation of a digital
Iaetsd vlsi based implementation of a digital
 
ARPS Architecture
ARPS ArchitectureARPS Architecture
ARPS Architecture
 

Recently uploaded

Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
AP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specificAP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specific
BrazilAccount1
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
Kamal Acharya
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
space technology lecture notes on satellite
space technology lecture notes on satellitespace technology lecture notes on satellite
space technology lecture notes on satellite
ongomchris
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
Runway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptxRunway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptx
SupreethSP4
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 

Recently uploaded (20)

Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
AP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specificAP LAB PPT.pdf ap lab ppt no title specific
AP LAB PPT.pdf ap lab ppt no title specific
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Cosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdfCosmetic shop management system project report.pdf
Cosmetic shop management system project report.pdf
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
space technology lecture notes on satellite
space technology lecture notes on satellitespace technology lecture notes on satellite
space technology lecture notes on satellite
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
Runway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptxRunway Orientation Based on the Wind Rose Diagram.pptx
Runway Orientation Based on the Wind Rose Diagram.pptx
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 

What is Multiplexer? Two Channels Multiplexer

  • 1. Balochistan University Of Information Technology Engineering and Management Sciences Department of Computer Engineering Two Channels Multiplexer or 2x1 Multiplexer Atta Ullah Khan 43878@student.buitms.edu.pk DIGITAL SYSTEM DESIGN #000000
  • 2. BUITEMS Overview  What is Multiplexer?  Types of Multiplexer.  Block Diagram of 2x1 and 4x1 Multiplexer.  Timing Diagram of 2x1 Multiplexer.  Real Time Multiplexer.  Example of Two Channels Multiplexer? 9/1/2020 Digital System Design 2
  • 3. BUITEMS What is Multiplexer ?  A multiplexer is a device which select one out of several inputs & forward it to signal Output line.  Multiplexer is also known as MUX.  Multiplexer is also known as Data Selector. ` Remember in Multiplexer the number of output is always 1. 9/1/2020 Digital System Design 3
  • 4. BUITEMS Types of Multiplexer  02:1 MUX,  04:1 MUX,  08:1 MUX,  16:1 MUX,  32:1 MUX. 9/1/2020 Digital System Design 4
  • 5. BUITEMS Block Diagram of Multiplexer 9/1/2020 Digital System Design 5 Block Diagram of 4 x 1 Multiplexer Block Diagram of 2 x 1 Multiplexer S1 S2 SEL S1 S2 S3 S4 U U SEL1 SEL2 Find Number of Input Lines n = Selection lines 2n
  • 6. BUITEMS Truth Table of 2:1 Multiplexer 9/1/2020 Digital System Design 6 Block Diagram of 2 x 1 Multiplexer S1 S2 SEL U SEL Output (U) 0 S1 1 S2 Logical Expression / Boolean Function U = SEL . S1 + SEL . S2
  • 7. BUITEMS Timing Diagram of 2:1 Multiplexer 9/1/2020 Digital System Design 7
  • 8. BUITEMS Truth Table of 4:1 Multiplexer 9/1/2020 Digital System Design 8 SEL1 SEL2 Output (U) 0 0 S1 0 1 S2 1 0 S3 1 1 S4 Logical Expression / Boolean Function SOP = SEL1 . SEL2 . S1 + SEL1 . SEL2 . S2 + SEL1 . SEL2 . S3 + SE1 . SEL2 . S4 Block Diagram of 4 x 1 Multiplexer S1 S2 S3 S4 U SEL1 SEL2
  • 9. BUITEMS 9/1/2020 Digital System Design 9 Price: 30 Rs 8-Channel Analog Multiplexer CD4051 Real Time Multiplexer Price: 80 Rs 8 channel CMOS Analog Multiplexer DG408DY
  • 10. BUITEMS Circuit Diagram of 2:1 Multiplexer 9/1/2020 Digital System Design 10 U = SEL · S1 · S2 + SEL · S1 · S2 + SEL · S1 · S2 + SEL · S1 · S2 U = (S1 · S2 + S1 · S2) · SEL + (S1 · S2 + S1 · S2) · SEL U = ((S2 + S2) · S1) · SEL + ((S1 + S1) · S2) · SEL U = S1 · SEL + S2 · SEL Minimizing the Circuit (S1 + S1) = 1, (S2 + S2) = 1
  • 11. BUITEMS Circuit Diagram of 2:1 Multiplexer 9/1/2020 Digital System Design 11 U = S1 · SEL + S2 · SEL The Final Expression
  • 12. BUITEMS Implementation of 4:1 Multiplexer 9/1/2020 Digital System Design 12 https://circuitdigest.com/tutorial/what-is-multiplexer-circuit-and-how-it-works
  • 13. BUITEMS MUX – Online Simulator 9/1/2020 Digital System Design 13
  • 14. BUITEMS 9/1/2020 Digital System Design 14 Thank You Have a Nice Day