This document summarizes an FPGA implementation of encryption primitives including modular multiplicative inverse and Montgomery multiplication. It begins with an abstract describing the circuit design and simulation of a modular multiplicative inverse module used in the Montgomery algorithm for efficient encryption in binary arithmetic. It then provides background on modular arithmetic and the Montgomery algorithm. It describes the hardware implementation of the modular multiplicative inverse using an extended Euclid algorithm and a long division architecture in VHDL.