Michael Chung has over 15 years of experience in physical design and chip integration. He has taped out over 20 large chips using Synopsys and Cadence tools. Currently he works at AMD implementing placement and routing for tiles from gate level input through timing optimization and signoff. Previously he worked at Volt implementing a north bridge block through the physical design flow.