SlideShare a Scribd company logo
Praveen Kumar S S
Contact: (+91) 9036726679 E-Mail: praveensmph@gmail.com
JOB OBJECTIVE
To work in a position where my skills in embedded developer and testing are utilized to the fullest extent.
PROFILE SUMMARY
 A dedicated professional with 2 years of experience in Project Execution.
 Sound understanding of embedded systems, Testing, Embedded C Programming, SPI, I2C protocol.
 Proficient in Ansys HFSS, Mat lab.
 Exposure to Software Development Life Cycle (SDLC).
 DAC/ADC integration and testing.
 Adept in grasping new concepts quickly and utilizing the same in a productive manner.
 Good understanding of s/w development tools used in different phases of development.
CORE COMPETENCIES
Project Execution Unit Testing Software Development
Designing Programming and coding Integration
ORGANISATIONAL EXPERIENCE
CORI (Crucible of Research and Innovation), Bangalore
Key Result Areas:
 Execution of Embedded & testing in the organization and involved in the design and development of various projects.
 Embedded systems programming and testing using protocols like I2C, SPI.
 Designing, developing, troubleshooting and debugging the software application.
 Executing software development systems in the organization and involving in the design & development of various projects
 Reviewing the design documents, code changes and project plans.
Projects:
1. Title: Universal Clock using GPS, and Atmega 16.
Role: Designer and Programmer
Technologies: GPS and Embedded C programming.
Period: 05’2015 to present date.
Hardware: Venus GPS Module with Patch antenna, Atmega 16 board, 7 segment display & RF Modules
Description: Using Venus GPS receiver we will generate the UTC time and Other NMEA messages with embedded C
programming.
2. Title: Design and Development of On Board Computer for an Imaging Satellite
Role: : Software Developer, Integrator and Tester
Period : 11’ 2014 to Current Date
Tool: : Atmel Studio 6.1
Language : C and Embedded C
Hardware : AT32UC3A0512 (AVR 32-Bit Micro-Controller)
Description: Theproject included building real time softwarefor an imaging satellite in a component based manner which managed overall
functionality of the satellite. Each component built was independent of each other which helped in integration & testing of each component.
3. Title: RF LAN for Satellite
Role: Simulation and Testing
Technologies: CDMA and RF technologies.
Period: 08’2013 to current date.
Hardware: RF LAN cards, Spectrum Analyzer, Programmable synthesizer, and other RF modules, Logic Analyzer.
Software’s: Matlab 2014a, Quartus II 13.0 for simultions.
Description: Working on a satellite research project to optimize design, build, and launch and maintenance
workflow, which will also reduce weight of interfacing hardware and cables connectin g every subsystem together by aro und
30% of the dry mass of a satellite using the concept of CDMA.
Tested data converters (DAC/ADC), including digital filters on FPGA Handled complete FPGA / system design and verification
including functional level simulation. Hardware test and demonstration of Communication SoCs.
4. Title: Satellite tracking from ground station.
Tool: Lab view applications, Globe software.
Role: Designer and Tracking data analyzer.
Technologies: Satellite tracking and telemetry.
Period: 06’2014 to Current Date.
Hardware: Satellite monitoring Subsystems.
Description: This project deals with the satellite tracking from satellite control station using satellite monitoring RF subsystems according
to the satellite TLE elements datawhich we have in globe softwareand also analyzethe received datafrom tracked satellites through ground
terminal antenna. Worked with LNA and Band pass filters with antenna feeds for satellite tracking.
Role:
o Responsible for all ground situational activities i,e Tracking, Telemetry (Receiving data from space to ground) and Telecommand
(sending commands from ground to space)
o Accountable for working under the supervision of Scientists from ISRO, Bangalore
Workshop Attended
Attended two-day Workshop Based on Partial Reconfiguration flow using Xilinx Vivado design suite with ZED Board at PES University on
6th
and 7th August, 2015, Bangalore.
ACADEMIC PROJECT
1. Have a working experience on digital image processing in engineering involves fruit grading and the p rotot y p e of the
project which sort the fruits depend upon their quality and color.
2. E-home system is a home automation based concept oriented with few applications with like water level controller, gas
sensor, fire alarm, door sensor and so.
IT SKILLS
Simulation Tools : AVR Studio 4, Ansys HFSS, Mat lab, and Code Blocks, Quartus II 13.0.
Worked with Altera FPGA boards.
Programming Skills : C Programming, Microcontroller and Embedded software.
Other Skills : MS Office,
Operating Systems : Windows 7/8, Linux Ubuntu.
EDUCATION
Bachelor of Engineering :
Peoples Education Society Institute of Technology (PESIT) – Bangalore in Electronics and communication
branch with overall CGPA of 6.34.
Diploma in ECE :
D R R (Govt) Poly technic Davangere with An aggregate of 65 % in Diploma from Department Of
Technical Education.
Class X :
G J C Shivan i With An Aggregate Of 71.52% in Class X.
PAPER PRESENTATION
S Band ground station for Low earth Orbit Nano Satellite:
Published a Paper on S Band ground station for Low earth Orbit Nano Satellite Mission in 2nd International space conference 2015 at Amity
University, Noida.
PERSONAL DETAILS
Date of Birth: 30th
May, 1989
Residential Address: #10/1/2, 3rd
cross, Maruti Nilaya, Dwarakanagar, Hosakerehalli, BSk 3rd
stage Bangalore 560085
Permanent Address: #85, Mudrekkal Street, Shivani, Tarikere Taluk, Chikkamagalore District, Karnataka
Languages Known: English, Kannada and Hindi.

More Related Content

What's hot

nains@cv - exp
nains@cv - expnains@cv - exp
nains@cv - expNains Jain
 
My resume
My resumeMy resume
My resume
Siva Tanneru
 
Abhishek Mittal Resume
Abhishek Mittal ResumeAbhishek Mittal Resume
Abhishek Mittal Resume
Abhishek Mittal
 
Jagadeesh vlsi cv
Jagadeesh vlsi cvJagadeesh vlsi cv
Jagadeesh vlsi cv
Avinash Shetty
 
Software analyst resume
Software analyst resumeSoftware analyst resume
Software analyst resume
Muhammad Umair Zafar
 
Resume_Shivendra_Dubey (1)
Resume_Shivendra_Dubey (1)Resume_Shivendra_Dubey (1)
Resume_Shivendra_Dubey (1)Shivendra Dubey
 
Vivek Kotwal Resume
Vivek Kotwal ResumeVivek Kotwal Resume
Vivek Kotwal ResumeVivek Kotwal
 
SANTOSH MAHATO_RESUME
SANTOSH MAHATO_RESUMESANTOSH MAHATO_RESUME
SANTOSH MAHATO_RESUMESantosh Mahto
 
Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016Akash Jinandra
 
Revathi_Resume__2.6
Revathi_Resume__2.6Revathi_Resume__2.6
Revathi_Resume__2.6Revati M
 
Vinod_CV
Vinod_CVVinod_CV
Vinod_CVvinod p
 
Harshal-Govind3.0
Harshal-Govind3.0Harshal-Govind3.0
Harshal-Govind3.0harshgovind
 

What's hot (20)

nains@cv - exp
nains@cv - expnains@cv - exp
nains@cv - exp
 
My resume
My resumeMy resume
My resume
 
Santhosh BE
Santhosh BESanthosh BE
Santhosh BE
 
Abhishek Mittal Resume
Abhishek Mittal ResumeAbhishek Mittal Resume
Abhishek Mittal Resume
 
Jagadeesh vlsi cv
Jagadeesh vlsi cvJagadeesh vlsi cv
Jagadeesh vlsi cv
 
Kshama_Parakh
Kshama_ParakhKshama_Parakh
Kshama_Parakh
 
Software analyst resume
Software analyst resumeSoftware analyst resume
Software analyst resume
 
Resume_Shivendra_Dubey (1)
Resume_Shivendra_Dubey (1)Resume_Shivendra_Dubey (1)
Resume_Shivendra_Dubey (1)
 
Vivek Kotwal Resume
Vivek Kotwal ResumeVivek Kotwal Resume
Vivek Kotwal Resume
 
updated
updatedupdated
updated
 
SANTOSH MAHATO_RESUME
SANTOSH MAHATO_RESUMESANTOSH MAHATO_RESUME
SANTOSH MAHATO_RESUME
 
Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016Akash Jinandra EE CPE Resume 7-28-2016
Akash Jinandra EE CPE Resume 7-28-2016
 
Revathi_Resume__2.6
Revathi_Resume__2.6Revathi_Resume__2.6
Revathi_Resume__2.6
 
Suraj Resume
Suraj ResumeSuraj Resume
Suraj Resume
 
SwapnikC
SwapnikCSwapnikC
SwapnikC
 
DishitJoshi_CV
DishitJoshi_CVDishitJoshi_CV
DishitJoshi_CV
 
Penglun_Li
Penglun_LiPenglun_Li
Penglun_Li
 
Vinod_CV
Vinod_CVVinod_CV
Vinod_CV
 
Harshal-Govind3.0
Harshal-Govind3.0Harshal-Govind3.0
Harshal-Govind3.0
 
Updated resume
Updated resumeUpdated resume
Updated resume
 

Similar to Praveen Kumar S S.docx(1)

Sanjay kumar joshi
Sanjay kumar joshiSanjay kumar joshi
Sanjay kumar joshi
Sanjay Joshi
 
Cv new basu fresher embedded
Cv new basu fresher embeddedCv new basu fresher embedded
Cv new basu fresher embedded
Basudev Mahapatra
 
Mansi Thukral_281019
Mansi Thukral_281019Mansi Thukral_281019
Mansi Thukral_281019Mansi Thukral
 
Kavita resume startup
Kavita resume startupKavita resume startup
Kavita resume startup
Kavita Raghunathan
 
Electronics Engineer Resume Foramt
Electronics Engineer Resume ForamtElectronics Engineer Resume Foramt
Electronics Engineer Resume Foramt
Mohammed Irshad S K
 
Rachit_HMI_Development_resume
Rachit_HMI_Development_resumeRachit_HMI_Development_resume
Rachit_HMI_Development_resumeRachit Kushwaha
 
VEERANNABABU IRRINKI
VEERANNABABU IRRINKIVEERANNABABU IRRINKI
VEERANNABABU IRRINKIVeeranna Babu
 
Resume
ResumeResume
Kavita resume
Kavita resume Kavita resume
Kavita resume
Kavita Raghunathan
 
RT Lab Android Application
RT Lab Android ApplicationRT Lab Android Application
RT Lab Android ApplicationPraahas Amin
 
Summer trainingvlsi design-2011
Summer trainingvlsi design-2011Summer trainingvlsi design-2011
Summer trainingvlsi design-2011dkhari
 

Similar to Praveen Kumar S S.docx(1) (20)

Resume_Akshay_Deshpande
Resume_Akshay_DeshpandeResume_Akshay_Deshpande
Resume_Akshay_Deshpande
 
Sanjay kumar joshi
Sanjay kumar joshiSanjay kumar joshi
Sanjay kumar joshi
 
Cv new basu fresher embedded
Cv new basu fresher embeddedCv new basu fresher embedded
Cv new basu fresher embedded
 
Mansi Thukral_281019
Mansi Thukral_281019Mansi Thukral_281019
Mansi Thukral_281019
 
Ahmed Hassan CV_amin4
Ahmed Hassan CV_amin4Ahmed Hassan CV_amin4
Ahmed Hassan CV_amin4
 
Kavita resume startup
Kavita resume startupKavita resume startup
Kavita resume startup
 
Ashish_Kumar_Singh_resume
Ashish_Kumar_Singh_resumeAshish_Kumar_Singh_resume
Ashish_Kumar_Singh_resume
 
Electronics Engineer Resume Foramt
Electronics Engineer Resume ForamtElectronics Engineer Resume Foramt
Electronics Engineer Resume Foramt
 
AUK - CV WO Ref
AUK - CV WO RefAUK - CV WO Ref
AUK - CV WO Ref
 
Balashankar
BalashankarBalashankar
Balashankar
 
Rachit_HMI_Development_resume
Rachit_HMI_Development_resumeRachit_HMI_Development_resume
Rachit_HMI_Development_resume
 
Neha_Maggu
Neha_MagguNeha_Maggu
Neha_Maggu
 
VEERANNABABU IRRINKI
VEERANNABABU IRRINKIVEERANNABABU IRRINKI
VEERANNABABU IRRINKI
 
Resume
ResumeResume
Resume
 
Kavita resume
Kavita resume Kavita resume
Kavita resume
 
Pavan kumar k
Pavan kumar kPavan kumar k
Pavan kumar k
 
Himanshu Sharma, Resume
Himanshu Sharma, ResumeHimanshu Sharma, Resume
Himanshu Sharma, Resume
 
RT Lab Android Application
RT Lab Android ApplicationRT Lab Android Application
RT Lab Android Application
 
kavita_resume_3
kavita_resume_3kavita_resume_3
kavita_resume_3
 
Summer trainingvlsi design-2011
Summer trainingvlsi design-2011Summer trainingvlsi design-2011
Summer trainingvlsi design-2011
 

Praveen Kumar S S.docx(1)

  • 1. Praveen Kumar S S Contact: (+91) 9036726679 E-Mail: praveensmph@gmail.com JOB OBJECTIVE To work in a position where my skills in embedded developer and testing are utilized to the fullest extent. PROFILE SUMMARY  A dedicated professional with 2 years of experience in Project Execution.  Sound understanding of embedded systems, Testing, Embedded C Programming, SPI, I2C protocol.  Proficient in Ansys HFSS, Mat lab.  Exposure to Software Development Life Cycle (SDLC).  DAC/ADC integration and testing.  Adept in grasping new concepts quickly and utilizing the same in a productive manner.  Good understanding of s/w development tools used in different phases of development. CORE COMPETENCIES Project Execution Unit Testing Software Development Designing Programming and coding Integration ORGANISATIONAL EXPERIENCE CORI (Crucible of Research and Innovation), Bangalore Key Result Areas:  Execution of Embedded & testing in the organization and involved in the design and development of various projects.  Embedded systems programming and testing using protocols like I2C, SPI.  Designing, developing, troubleshooting and debugging the software application.  Executing software development systems in the organization and involving in the design & development of various projects  Reviewing the design documents, code changes and project plans. Projects: 1. Title: Universal Clock using GPS, and Atmega 16. Role: Designer and Programmer Technologies: GPS and Embedded C programming. Period: 05’2015 to present date. Hardware: Venus GPS Module with Patch antenna, Atmega 16 board, 7 segment display & RF Modules Description: Using Venus GPS receiver we will generate the UTC time and Other NMEA messages with embedded C programming. 2. Title: Design and Development of On Board Computer for an Imaging Satellite Role: : Software Developer, Integrator and Tester Period : 11’ 2014 to Current Date Tool: : Atmel Studio 6.1 Language : C and Embedded C Hardware : AT32UC3A0512 (AVR 32-Bit Micro-Controller) Description: Theproject included building real time softwarefor an imaging satellite in a component based manner which managed overall functionality of the satellite. Each component built was independent of each other which helped in integration & testing of each component. 3. Title: RF LAN for Satellite Role: Simulation and Testing Technologies: CDMA and RF technologies. Period: 08’2013 to current date. Hardware: RF LAN cards, Spectrum Analyzer, Programmable synthesizer, and other RF modules, Logic Analyzer. Software’s: Matlab 2014a, Quartus II 13.0 for simultions. Description: Working on a satellite research project to optimize design, build, and launch and maintenance workflow, which will also reduce weight of interfacing hardware and cables connectin g every subsystem together by aro und 30% of the dry mass of a satellite using the concept of CDMA. Tested data converters (DAC/ADC), including digital filters on FPGA Handled complete FPGA / system design and verification including functional level simulation. Hardware test and demonstration of Communication SoCs.
  • 2. 4. Title: Satellite tracking from ground station. Tool: Lab view applications, Globe software. Role: Designer and Tracking data analyzer. Technologies: Satellite tracking and telemetry. Period: 06’2014 to Current Date. Hardware: Satellite monitoring Subsystems. Description: This project deals with the satellite tracking from satellite control station using satellite monitoring RF subsystems according to the satellite TLE elements datawhich we have in globe softwareand also analyzethe received datafrom tracked satellites through ground terminal antenna. Worked with LNA and Band pass filters with antenna feeds for satellite tracking. Role: o Responsible for all ground situational activities i,e Tracking, Telemetry (Receiving data from space to ground) and Telecommand (sending commands from ground to space) o Accountable for working under the supervision of Scientists from ISRO, Bangalore Workshop Attended Attended two-day Workshop Based on Partial Reconfiguration flow using Xilinx Vivado design suite with ZED Board at PES University on 6th and 7th August, 2015, Bangalore. ACADEMIC PROJECT 1. Have a working experience on digital image processing in engineering involves fruit grading and the p rotot y p e of the project which sort the fruits depend upon their quality and color. 2. E-home system is a home automation based concept oriented with few applications with like water level controller, gas sensor, fire alarm, door sensor and so. IT SKILLS Simulation Tools : AVR Studio 4, Ansys HFSS, Mat lab, and Code Blocks, Quartus II 13.0. Worked with Altera FPGA boards. Programming Skills : C Programming, Microcontroller and Embedded software. Other Skills : MS Office, Operating Systems : Windows 7/8, Linux Ubuntu. EDUCATION Bachelor of Engineering : Peoples Education Society Institute of Technology (PESIT) – Bangalore in Electronics and communication branch with overall CGPA of 6.34. Diploma in ECE : D R R (Govt) Poly technic Davangere with An aggregate of 65 % in Diploma from Department Of Technical Education. Class X : G J C Shivan i With An Aggregate Of 71.52% in Class X. PAPER PRESENTATION S Band ground station for Low earth Orbit Nano Satellite: Published a Paper on S Band ground station for Low earth Orbit Nano Satellite Mission in 2nd International space conference 2015 at Amity University, Noida. PERSONAL DETAILS Date of Birth: 30th May, 1989 Residential Address: #10/1/2, 3rd cross, Maruti Nilaya, Dwarakanagar, Hosakerehalli, BSk 3rd stage Bangalore 560085 Permanent Address: #85, Mudrekkal Street, Shivani, Tarikere Taluk, Chikkamagalore District, Karnataka Languages Known: English, Kannada and Hindi.