This document discusses a proposed toolchain to generate an FPGA configuration bitstream directly from high-level language source code. It aims to eliminate the need for tool-specific expertise, making FPGA technology more accessible. The toolchain would use a compiler to produce an intermediate representation then target high-level synthesis tools to generate the bitstream. This approach could drive adoption of FPGAs by simplifying the design process. The document outlines the team and provides a roadmap for an initial prototype and future releases to support additional languages and tools.