A 4-processor system implements cache coherence with a snoopy MESI protocol. For each access in the sequence below (to the same BLOCK address), list the coherence states (M/E/S/I) for each processor's cache after the access. Assume all the cache states begin in the Invalid (I) state..