SlideShare a Scribd company logo
1 of 25
Top School in Noida 
By: 
School.edhole.com
Analogue to Digital Conversion 
School.edhole.com
Digital Signal Processing 
 A digital signal is an approximation of an analog 
one 
 Levels of signal are sampled and converted to a 
discrete bit pattern. 
 Resistor networks can be used to convert digital 
signals into analogue voltages 
School.edhole.com
Step (discrete) approximation 
more samples give greater accuracy 
time 
level 
sample 
“stair-step” 
approximation of 
original signal 
hold time for sample 
School.edhole.com
This Lecture 
 Methods of analogue to digital conversion 
 flash 
 counter ramp 
 successive approximation 
 Sample interval and aliasing problems 
 Sample and hold circuits 
School.edhole.com
The Comparator 
 Most A-D converters use a comparator as part of the 
conversion process 
 A comparator compares 2 signals A and B 
 if A > B the comparator output is in one logic state (0, say) 
 if B > A then it is in the opposite state (1, say) 
 A comparator can be built using an op amp with no 
feedback 
+ analogue 
- 
input 
reference 
voltage 
School.edhole.com
Flash Converter 
 Uses a reference and a comparator for each of 
the discrete levels represented in the digital 
output 
 Number of comparators = number of 
quantisation levels 
 Not practical for more than 10 bit converters 
 generally fast but expensive 
+ G 
+ F 
+ E 
+ D 
+ C 
- 
3V 
- 
4V 
- 
5V 
- 
6V 
- 
7V 
+ B 
+ A 
- 
1V 
- 
2V 
encoder 
input signal 
digital 
output 
Converter 
input 
Comparator Outputs Encoder Output 
range (V) A B C D E F G 
< 1 0 0 0 0 0 0 0 000 
>1-2 1 0 0 0 0 0 0 001 
>2-3 1 1 0 0 0 0 0 010 
>3-4 1 1 1 0 0 0 0 011 
>4-5 1 1 1 1 0 0 0 100 
>5-6 1 1 1 1 1 0 0 101 
>6-7 1 1 1 1 1 1 0 110 
School.edhole.com 
>7 1 1 1 1 1 1 1 111
Counter-ramp Converter 
 Comprises a D-A converter, a single comparator, a counter, a clock 
and control logic 
 When a conversion is required 
 A signal (conversion request) is sent to the converter and the counter is 
reset to zero 
 a clock signal increments the counter until the reference voltage 
generated by the D-A converter is greater than 
the analogue input 
 At this point in time the output of 
the comparator goes to a 
logic 1, which notifies the 
control logic the 
conversion has finished 
 The value of the counter 
is output as the digital 
value 
- 
+ 
D-A 
Converter 
comparitor 
Counter clock and 
control logic 
analogue input 
School.edhole.com
Counter-ramp Converter 
 The time between the start and 
end of the conversion is known 
as the conversion time 
 A drawback of the counter-ramp 
converter is the length of time 
required to convert large 
voltages 
 We must assume the worst case 
when calculating conversion 
times 
0 1 2 3 4 5 6 6 6 6 6 6 
conversion 
request 
comparitor 
output 
d.c input voltage 
D-A converter 
output 
counter output 
clock 
School.edhole.com
Successive Approximation Converter 
 Counter replaced by a register 
 Contents of register decided by clock and control logic 
 When a conversion is required: 
 contents of register cleared 
 Vd = 0 
 MSB set to a 1 
 if Vc = 0 then Vd < Vin 
=> leave MSB set 
 if Vc =1 then Vd > Vin 
=> clear MSB 
 Repeat previous step for other bits 
in MSB to LSB order 
+ 
- 
D-A 
Converter 
comparitor 
clock and 
control logic 
analogue input 
4-bit reg 
b3 b2 b1 b0 
Vin 
Vd 
Vc 
School.edhole.com
The successive approximation A-D 
converter 
 Example: 
 A 4-bit successive approximation A-D converter has a 
full-scale input of +15V. Show how the A-D converter 
would convert the analogue voltages 10.9V and 3.1V 
into their digital equivalents 
 Total conversion time = n+1 cycles where n = the 
number of bits in the code word 
School.edhole.com
ADC Conversion Error 
 Assume D-A converter output 
has stepped up to V1. 
 Because Vi > V1, the output 
has stayed at a logic 0. 
 On the next clock pulse the D-A 
output rises to V2. 
 V2 > Vi, comparator output 
becomes logic 1 and 
conversion is completed. 
 Maximum possible error = q. 
V2 
V1 
VI
Quantisation 
 Output from an A-D converter can 
only be one of a limited number of 
possible codes 
 Hence quantisation errors will arise. 
 Possible to reduce this error to half by 
adding q/2 to the output of the D-A 
converter 
 Equivalent of “rounding” decimal 
numbers. 
111 
110 
101 
100 
011 
010 
001 
000 
7V 
6V 
5V 
4V 
3V 
2V 
1V 
0V 
111 
110 
101 
100 
011 
010 
001 
000 
7V 
6V 
5V 
4V 
3V 
2V 
1V 
0V
Quantisation 
 Quantisation errors can be reduced by increasing 
the number of bits 
 Common for A-D converters to have 16 bit or 
better resolution 
 However the accuracy of the reference voltage 
must be of the same precision 
 Example: 
 Consider a A-D converter where Vref is only accurate to 
within 1%
Summary 
 
Device Comment Conversion time 
Best Average Worst 
Flash fast and expensive 1 1 1 
Counter ramp simple but slow 1 2n/2 2n 
Sucessive approx widely used n+1 n+1 n+1 
 One way to reduce quantisation errors is to use a larger number 
of bits in the codeword 
 absolute accuracy of conversion may not be as good as the 
resolution if the error tolerance for reference voltages gets too 
large 
 A multiplexer enables one A-D converter to be switched between 
several signal inputs
Multiplexers 
 The A-D converters described above have all been single-input 
devices 
 It is often necessary to convert several analogue signals to binary 
code words 
 Integrated circuit multiplexers are available which can select one of 
its analogue inputs at a time and present it to a single A-D 
converter 
switch decoding 
logic 
1 
2 
3 
4 
Analogue 
inputs 
digital 
control 
lines 
Selected 
analogue 
output
Conversion of a.c. signals 
 The A-D converters that we have looked at present no special 
problems with d.c. 
 What about a.c. signals? 
 Example consider reading room temperature and plotting 
against time 
 Not possible to sample at every instant in time 
 rate at which we take samples is known as the sampling rate 
 sampling too fast can be 
inefficient 
A3 
A2 
A1 
temp 
time
Conversion of a.c. signals 
 Sampling too slowly can cause information to be lost 
t1 t2 
A2 
A1 
temp 
time
Sample Time vs Frequency 
 Consider what happens when the signal 
frequency is higher than the sampling 
frequency. 
time 
voltage 
sample frequency is number of samples / second
Conversion of a.c. signals 
 Effects of under-sampling 
 possible to interpolate high 
frequency components as 
low frequency ones 
 these errors are said to be 
caused by aliasing 
 important to preceed A-D 
converter with a low pass 
filter to remove high 
frequencies 
 known as an anti-aliasing 
filter 
time 
voltage 
Sample frequency must be at least twice 
the highest signal frequency (2f is also 
called the Nyquist Frequency).
Example 
What is the maximum frequency of input signal 
that can be converted by an A-D convertor with a 
conversion time of 0.25 mS? 
samples per second = 1000 / 0.25 = 40,000 
Maximum frequency in input signal has to be 
half this or 20kHz.
Sample-and-hold devices 
 Sampling rule tells us at what rate to make conversions, but there 
is still another problem associated with changing signals 
time 
voltage 
t1 t2
Sample-and-hold devices 
 
time 
voltage 
t1 t2 
To remove the problem a sample and hold device which 
samples the input and holds this value until the end of the 
conversion is often used 
switch 
storage 
capacitor
Sample-and-hold devices 
A number of problems exist with the previous sample 
and hold circuit 
 load placed on the input of the circuit by charging the 
capacitor during the sample phase 
 current flowing from the capacitor used in the conversion will 
reduce the voltage stored on the capacitor 
- 
+ 
- 
+ 
sample/hold 
control line 
C
What you should be able to do 
 Explain the operation of binary weighted resistor and R- 
2R ladder networks. Recall their general layout. 
 Calculate the output voltage given an input 4-bit value. 
 Explain quantisation with reference to D-A conversion. 
 Explain the operation of flash, counter ramp and 
successive approximation A-D convertors. Recall their 
general layout. 
 Recall their conversion time relative to number of bits 
required. 
 Explain quantization with reference to A-D conversion. 
 Explain the aliasing problem and the relationship 
between sample rate and input signal frequency.

More Related Content

What's hot (20)

Analog to Digital Converters
Analog to Digital ConvertersAnalog to Digital Converters
Analog to Digital Converters
 
Analog to Digital , Digital to Analog Conversion
Analog to Digital , Digital to Analog ConversionAnalog to Digital , Digital to Analog Conversion
Analog to Digital , Digital to Analog Conversion
 
Digital to analog convertor
Digital to analog convertorDigital to analog convertor
Digital to analog convertor
 
adc dac converter
adc dac converteradc dac converter
adc dac converter
 
ADC & DAC
ADC & DAC ADC & DAC
ADC & DAC
 
Dac, adc architecture
Dac, adc architectureDac, adc architecture
Dac, adc architecture
 
Adc and dac
Adc and dacAdc and dac
Adc and dac
 
Analog mixed vlsi notes
Analog mixed vlsi notesAnalog mixed vlsi notes
Analog mixed vlsi notes
 
ADC and DAC Best Ever Pers
ADC and DAC Best Ever PersADC and DAC Best Ever Pers
ADC and DAC Best Ever Pers
 
Filters DAC and ADC
Filters DAC and ADCFilters DAC and ADC
Filters DAC and ADC
 
(D/A) and (A/D)conversion
(D/A) and (A/D)conversion(D/A) and (A/D)conversion
(D/A) and (A/D)conversion
 
Adc
AdcAdc
Adc
 
ADC - Types (Analog to Digital Converter)
ADC - Types (Analog to Digital Converter)ADC - Types (Analog to Digital Converter)
ADC - Types (Analog to Digital Converter)
 
ADC
ADCADC
ADC
 
Analog to digital converters, adc
Analog to digital converters, adcAnalog to digital converters, adc
Analog to digital converters, adc
 
Lica 7th chapter slides
Lica 7th chapter slidesLica 7th chapter slides
Lica 7th chapter slides
 
Dac
DacDac
Dac
 
Prese000
Prese000Prese000
Prese000
 
Converter specification
Converter specificationConverter specification
Converter specification
 
Adc f04
Adc f04Adc f04
Adc f04
 

Viewers also liked

Analogue and digital
Analogue and digitalAnalogue and digital
Analogue and digitalemzhenson111
 
Analogue sound and recording
Analogue sound and recordingAnalogue sound and recording
Analogue sound and recordingmusic_hayes
 
International Journal of Digital Communication and Analog Signals vol 2 issue 1
International Journal of Digital Communication and Analog Signals vol 2 issue 1International Journal of Digital Communication and Analog Signals vol 2 issue 1
International Journal of Digital Communication and Analog Signals vol 2 issue 1JournalsPub www.journalspub.com
 
Analog digitalsignals
Analog digitalsignalsAnalog digitalsignals
Analog digitalsignalsrofldork
 
DSP architecture
DSP architectureDSP architecture
DSP architecturejstripinis
 
Digital Signal Processors - DSP's
Digital Signal Processors - DSP'sDigital Signal Processors - DSP's
Digital Signal Processors - DSP'sHicham Berkouk
 
Analog and Digital Signals
Analog and Digital SignalsAnalog and Digital Signals
Analog and Digital SignalsSana Ullah
 
Analogue & Digital
Analogue & DigitalAnalogue & Digital
Analogue & Digitalk13086
 
Analog and digital signals
Analog and digital signalsAnalog and digital signals
Analog and digital signalsteja reddy
 
DIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSINGDIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSINGSnehal Hedau
 
Introduction to Digital Signal Processing
Introduction to Digital Signal ProcessingIntroduction to Digital Signal Processing
Introduction to Digital Signal Processingop205
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversionEngr Ahmad Khan
 

Viewers also liked (13)

Analogue and digital
Analogue and digitalAnalogue and digital
Analogue and digital
 
Analogue sound and recording
Analogue sound and recordingAnalogue sound and recording
Analogue sound and recording
 
International Journal of Digital Communication and Analog Signals vol 2 issue 1
International Journal of Digital Communication and Analog Signals vol 2 issue 1International Journal of Digital Communication and Analog Signals vol 2 issue 1
International Journal of Digital Communication and Analog Signals vol 2 issue 1
 
Analog digitalsignals
Analog digitalsignalsAnalog digitalsignals
Analog digitalsignals
 
DSP architecture
DSP architectureDSP architecture
DSP architecture
 
Digital Signal Processors - DSP's
Digital Signal Processors - DSP'sDigital Signal Processors - DSP's
Digital Signal Processors - DSP's
 
Analog and Digital Signals
Analog and Digital SignalsAnalog and Digital Signals
Analog and Digital Signals
 
Analogue & Digital
Analogue & DigitalAnalogue & Digital
Analogue & Digital
 
Analog and digital signals
Analog and digital signalsAnalog and digital signals
Analog and digital signals
 
DIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSINGDIGITAL SIGNAL PROCESSING
DIGITAL SIGNAL PROCESSING
 
Introduction to Digital Signal Processing
Introduction to Digital Signal ProcessingIntroduction to Digital Signal Processing
Introduction to Digital Signal Processing
 
Dsp ppt
Dsp pptDsp ppt
Dsp ppt
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversion
 

Similar to Top School in Noida Explains ADC Conversion

Fundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.pptFundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.pptBEVARAVASUDEVAAP1813
 
digital anlage c converter for digital .ppt
digital anlage c converter for digital .pptdigital anlage c converter for digital .ppt
digital anlage c converter for digital .pptAbdullahOmar64
 
MODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptxMODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptxManjunathtv2
 
Meeting w9 chapter 3 part 2
Meeting w9   chapter 3 part 2Meeting w9   chapter 3 part 2
Meeting w9 chapter 3 part 2Hattori Sidek
 
analog to digital converter.ppt
analog to digital converter.pptanalog to digital converter.ppt
analog to digital converter.pptDreamers6
 
05 analog control_sp15
05 analog control_sp1505 analog control_sp15
05 analog control_sp15John Todora
 
Topic 4 Digital Technique Data conversion
Topic 4  Digital Technique Data conversionTopic 4  Digital Technique Data conversion
Topic 4 Digital Technique Data conversionBai Haqi
 
Plc analog Tutorial
Plc analog TutorialPlc analog Tutorial
Plc analog TutorialElectro 8
 
Adc by anil kr yadav
Adc by anil kr yadavAdc by anil kr yadav
Adc by anil kr yadavAnil Yadav
 
03 analog control_sp17
03 analog control_sp1703 analog control_sp17
03 analog control_sp17John Todora
 
Chap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part threeChap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part threeYemaneBayray
 
Amvdd Data Converter Fundamentals
Amvdd Data Converter FundamentalsAmvdd Data Converter Fundamentals
Amvdd Data Converter FundamentalsNiket Chandrashekar
 
Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...Raj Mitra
 
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAnalog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAbhinavSharma374939
 
Data acquisition system
Data acquisition systemData acquisition system
Data acquisition systemgirishgandhi4
 
analog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptanalog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptdaredevil15082004
 

Similar to Top School in Noida Explains ADC Conversion (20)

Fundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.pptFundamental of MSD Module-III Part-a.ppt
Fundamental of MSD Module-III Part-a.ppt
 
digital anlage c converter for digital .ppt
digital anlage c converter for digital .pptdigital anlage c converter for digital .ppt
digital anlage c converter for digital .ppt
 
MODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptxMODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptx
 
Meeting w9 chapter 3 part 2
Meeting w9   chapter 3 part 2Meeting w9   chapter 3 part 2
Meeting w9 chapter 3 part 2
 
analog to digital converter.ppt
analog to digital converter.pptanalog to digital converter.ppt
analog to digital converter.ppt
 
05 analog control_sp15
05 analog control_sp1505 analog control_sp15
05 analog control_sp15
 
Topic 4 Digital Technique Data conversion
Topic 4  Digital Technique Data conversionTopic 4  Digital Technique Data conversion
Topic 4 Digital Technique Data conversion
 
Plc analog Tutorial
Plc analog TutorialPlc analog Tutorial
Plc analog Tutorial
 
Microprocesser
MicroprocesserMicroprocesser
Microprocesser
 
Adc by anil kr yadav
Adc by anil kr yadavAdc by anil kr yadav
Adc by anil kr yadav
 
03 analog control_sp17
03 analog control_sp1703 analog control_sp17
03 analog control_sp17
 
Chap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part threeChap 3. signal processing elemnt part three
Chap 3. signal processing elemnt part three
 
Amvdd Data Converter Fundamentals
Amvdd Data Converter FundamentalsAmvdd Data Converter Fundamentals
Amvdd Data Converter Fundamentals
 
Digital design chap 6
Digital design  chap 6Digital design  chap 6
Digital design chap 6
 
Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...
 
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAnalog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog Converter
 
Data acquisition system
Data acquisition systemData acquisition system
Data acquisition system
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converter
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converter
 
analog to digital adn digital to analog .ppt
analog to digital adn digital to analog .pptanalog to digital adn digital to analog .ppt
analog to digital adn digital to analog .ppt
 

More from Edhole.com

Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarkaEdhole.com
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarkaEdhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company suratEdhole.com
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in suratEdhole.com
 
Website dsigning company in india
Website dsigning company in indiaWebsite dsigning company in india
Website dsigning company in indiaEdhole.com
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhiEdhole.com
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarkaEdhole.com
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarkaEdhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company suratEdhole.com
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in suratEdhole.com
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in indiaEdhole.com
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhiEdhole.com
 
Website designing company in mumbai
Website designing company in mumbaiWebsite designing company in mumbai
Website designing company in mumbaiEdhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company suratEdhole.com
 
Website desinging company in surat
Website desinging company in suratWebsite desinging company in surat
Website desinging company in suratEdhole.com
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in indiaEdhole.com
 

More from Edhole.com (20)

Ca in patna
Ca in patnaCa in patna
Ca in patna
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
 
Website dsigning company in india
Website dsigning company in indiaWebsite dsigning company in india
Website dsigning company in india
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
 
Ca in patna
Ca in patnaCa in patna
Ca in patna
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
 
Website designing company in mumbai
Website designing company in mumbaiWebsite designing company in mumbai
Website designing company in mumbai
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website desinging company in surat
Website desinging company in suratWebsite desinging company in surat
Website desinging company in surat
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
 

Recently uploaded

How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxmanuelaromero2013
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 
URLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website AppURLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website AppCeline George
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Educationpboyjonauth
 
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfEnzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfSumit Tiwari
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Alper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentAlper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentInMediaRes1
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesFatimaKhan178732
 
Concept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.CompdfConcept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.CompdfUmakantAnnand
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxGaneshChakor2
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdfssuser54595a
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13Steve Thomason
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...Marc Dusseiller Dusjagr
 
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPTECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPTiammrhaywood
 
mini mental status format.docx
mini    mental       status     format.docxmini    mental       status     format.docx
mini mental status format.docxPoojaSen20
 

Recently uploaded (20)

How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptx
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
URLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website AppURLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website App
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Education
 
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfEnzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdfTataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
 
Alper Gobel In Media Res Media Component
Alper Gobel In Media Res Media ComponentAlper Gobel In Media Res Media Component
Alper Gobel In Media Res Media Component
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and Actinides
 
Concept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.CompdfConcept of Vouching. B.Com(Hons) /B.Compdf
Concept of Vouching. B.Com(Hons) /B.Compdf
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptx
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
 
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPTECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
 
mini mental status format.docx
mini    mental       status     format.docxmini    mental       status     format.docx
mini mental status format.docx
 

Top School in Noida Explains ADC Conversion

  • 1. Top School in Noida By: School.edhole.com
  • 2. Analogue to Digital Conversion School.edhole.com
  • 3. Digital Signal Processing  A digital signal is an approximation of an analog one  Levels of signal are sampled and converted to a discrete bit pattern.  Resistor networks can be used to convert digital signals into analogue voltages School.edhole.com
  • 4. Step (discrete) approximation more samples give greater accuracy time level sample “stair-step” approximation of original signal hold time for sample School.edhole.com
  • 5. This Lecture  Methods of analogue to digital conversion  flash  counter ramp  successive approximation  Sample interval and aliasing problems  Sample and hold circuits School.edhole.com
  • 6. The Comparator  Most A-D converters use a comparator as part of the conversion process  A comparator compares 2 signals A and B  if A > B the comparator output is in one logic state (0, say)  if B > A then it is in the opposite state (1, say)  A comparator can be built using an op amp with no feedback + analogue - input reference voltage School.edhole.com
  • 7. Flash Converter  Uses a reference and a comparator for each of the discrete levels represented in the digital output  Number of comparators = number of quantisation levels  Not practical for more than 10 bit converters  generally fast but expensive + G + F + E + D + C - 3V - 4V - 5V - 6V - 7V + B + A - 1V - 2V encoder input signal digital output Converter input Comparator Outputs Encoder Output range (V) A B C D E F G < 1 0 0 0 0 0 0 0 000 >1-2 1 0 0 0 0 0 0 001 >2-3 1 1 0 0 0 0 0 010 >3-4 1 1 1 0 0 0 0 011 >4-5 1 1 1 1 0 0 0 100 >5-6 1 1 1 1 1 0 0 101 >6-7 1 1 1 1 1 1 0 110 School.edhole.com >7 1 1 1 1 1 1 1 111
  • 8. Counter-ramp Converter  Comprises a D-A converter, a single comparator, a counter, a clock and control logic  When a conversion is required  A signal (conversion request) is sent to the converter and the counter is reset to zero  a clock signal increments the counter until the reference voltage generated by the D-A converter is greater than the analogue input  At this point in time the output of the comparator goes to a logic 1, which notifies the control logic the conversion has finished  The value of the counter is output as the digital value - + D-A Converter comparitor Counter clock and control logic analogue input School.edhole.com
  • 9. Counter-ramp Converter  The time between the start and end of the conversion is known as the conversion time  A drawback of the counter-ramp converter is the length of time required to convert large voltages  We must assume the worst case when calculating conversion times 0 1 2 3 4 5 6 6 6 6 6 6 conversion request comparitor output d.c input voltage D-A converter output counter output clock School.edhole.com
  • 10. Successive Approximation Converter  Counter replaced by a register  Contents of register decided by clock and control logic  When a conversion is required:  contents of register cleared  Vd = 0  MSB set to a 1  if Vc = 0 then Vd < Vin => leave MSB set  if Vc =1 then Vd > Vin => clear MSB  Repeat previous step for other bits in MSB to LSB order + - D-A Converter comparitor clock and control logic analogue input 4-bit reg b3 b2 b1 b0 Vin Vd Vc School.edhole.com
  • 11. The successive approximation A-D converter  Example:  A 4-bit successive approximation A-D converter has a full-scale input of +15V. Show how the A-D converter would convert the analogue voltages 10.9V and 3.1V into their digital equivalents  Total conversion time = n+1 cycles where n = the number of bits in the code word School.edhole.com
  • 12. ADC Conversion Error  Assume D-A converter output has stepped up to V1.  Because Vi > V1, the output has stayed at a logic 0.  On the next clock pulse the D-A output rises to V2.  V2 > Vi, comparator output becomes logic 1 and conversion is completed.  Maximum possible error = q. V2 V1 VI
  • 13. Quantisation  Output from an A-D converter can only be one of a limited number of possible codes  Hence quantisation errors will arise.  Possible to reduce this error to half by adding q/2 to the output of the D-A converter  Equivalent of “rounding” decimal numbers. 111 110 101 100 011 010 001 000 7V 6V 5V 4V 3V 2V 1V 0V 111 110 101 100 011 010 001 000 7V 6V 5V 4V 3V 2V 1V 0V
  • 14. Quantisation  Quantisation errors can be reduced by increasing the number of bits  Common for A-D converters to have 16 bit or better resolution  However the accuracy of the reference voltage must be of the same precision  Example:  Consider a A-D converter where Vref is only accurate to within 1%
  • 15. Summary  Device Comment Conversion time Best Average Worst Flash fast and expensive 1 1 1 Counter ramp simple but slow 1 2n/2 2n Sucessive approx widely used n+1 n+1 n+1  One way to reduce quantisation errors is to use a larger number of bits in the codeword  absolute accuracy of conversion may not be as good as the resolution if the error tolerance for reference voltages gets too large  A multiplexer enables one A-D converter to be switched between several signal inputs
  • 16. Multiplexers  The A-D converters described above have all been single-input devices  It is often necessary to convert several analogue signals to binary code words  Integrated circuit multiplexers are available which can select one of its analogue inputs at a time and present it to a single A-D converter switch decoding logic 1 2 3 4 Analogue inputs digital control lines Selected analogue output
  • 17. Conversion of a.c. signals  The A-D converters that we have looked at present no special problems with d.c.  What about a.c. signals?  Example consider reading room temperature and plotting against time  Not possible to sample at every instant in time  rate at which we take samples is known as the sampling rate  sampling too fast can be inefficient A3 A2 A1 temp time
  • 18. Conversion of a.c. signals  Sampling too slowly can cause information to be lost t1 t2 A2 A1 temp time
  • 19. Sample Time vs Frequency  Consider what happens when the signal frequency is higher than the sampling frequency. time voltage sample frequency is number of samples / second
  • 20. Conversion of a.c. signals  Effects of under-sampling  possible to interpolate high frequency components as low frequency ones  these errors are said to be caused by aliasing  important to preceed A-D converter with a low pass filter to remove high frequencies  known as an anti-aliasing filter time voltage Sample frequency must be at least twice the highest signal frequency (2f is also called the Nyquist Frequency).
  • 21. Example What is the maximum frequency of input signal that can be converted by an A-D convertor with a conversion time of 0.25 mS? samples per second = 1000 / 0.25 = 40,000 Maximum frequency in input signal has to be half this or 20kHz.
  • 22. Sample-and-hold devices  Sampling rule tells us at what rate to make conversions, but there is still another problem associated with changing signals time voltage t1 t2
  • 23. Sample-and-hold devices  time voltage t1 t2 To remove the problem a sample and hold device which samples the input and holds this value until the end of the conversion is often used switch storage capacitor
  • 24. Sample-and-hold devices A number of problems exist with the previous sample and hold circuit  load placed on the input of the circuit by charging the capacitor during the sample phase  current flowing from the capacitor used in the conversion will reduce the voltage stored on the capacitor - + - + sample/hold control line C
  • 25. What you should be able to do  Explain the operation of binary weighted resistor and R- 2R ladder networks. Recall their general layout.  Calculate the output voltage given an input 4-bit value.  Explain quantisation with reference to D-A conversion.  Explain the operation of flash, counter ramp and successive approximation A-D convertors. Recall their general layout.  Recall their conversion time relative to number of bits required.  Explain quantization with reference to A-D conversion.  Explain the aliasing problem and the relationship between sample rate and input signal frequency.