SlideShare a Scribd company logo
1 of 17
DESIGN FOR
TESTABILITY OF
LOW DROPOUT
REGULATORS
Name: Suyog Dhakne
PRN: 1032221480
Index
• Introduction
• The Challenges of Testing LDOs
• BIST Basics
• Implementing BIST for LDOs
• Advantages of Using BIST for LDOs
• Conclusion
Introduction
• Integrated LDOs are closed loop systems, characterization of their gain and
bandwidth is critical.
• Generally, gain and bandwidth parameters are extracted from LDO design
simulations.
• However, LDO loop parameter testing requires breaking the loop and injecting a
test signal into the IC.
• This paper presents test bed simulations and new test techniques for direct
on-chip vector less measurement of LDO DC loop gain and bandwidth.
• This new test technique has been applied to measure a working LDO test IC
developed in a 65nm CMOS UMC technology.
• The simulation and practical implementation results show close agreement
and the proposed test techniques can be practically integrated in a BIST
structure.
The Challenges of Testing LDOs
• LDOs are designed to regulate voltage with very low input-output voltage
difference, typically only a few hundred millivolts. This means that any noise
or variation in the input voltage can significantly affect the output voltage,
making it difficult to measure accurately.
• Additionally, LDOs are often used in power-hungry applications, such as
microprocessors and graphics cards, which require high current capabilities.
Testing LDOs under these conditions can be challenging, as traditional test
methods may not be able to supply enough current to properly stress the
regulator.
Build In Self-Test
• BIST involves incorporating test circuitry into the design of an integrated
circuit. This circuitry allows the chip to test itself without requiring external
test equipment or complex test procedures.
• BIST typically involves adding a set of test registers to the chip, along with a
test controller that can generate test patterns and analyze the results. During
testing, the chip enters a special test mode where it runs through a series of
pre-defined test patterns and checks the results against expected values.
Implementing BIST for LDOs
• To implement BIST for LDOs, additional circuitry must be added to the
regulator design. This circuitry includes a test generator that can produce test
signals at the input of the LDO, and a test response analyzer that can measure
the output of the regulator and compare it to expected values.
• During testing, the LDO is put into a special test mode where it receives a
series of test signals from the test generator. The output of the regulator is
then compared to expected values using the test response analyzer. If any
discrepancies are found, the LDO can be flagged as defective and removed
from production.
Test Mode I – Servo loop for DC Loop Gain
Measurement:
Test Mode II – Oscillator based Test Strategy for UGBW
Measurement:
Advantages of Using BIST for LDOs
• Using BIST to test LDOs offers several advantages over traditional test
methods. First, it allows for more comprehensive testing of the regulator, as
the chip can test itself under a wide range of conditions and load scenarios.
• Additionally, BIST can reduce the cost and complexity of testing LDOs, as it
eliminates the need for external test equipment and specialized test
procedures. This can lead to faster production times and lower manufacturing
costs.
Conclusion
• Testing LDOs can be challenging due to their low input-output voltage
difference and high current capabilities. However, by implementing BIST,
designers can ensure that their regulators are thoroughly tested under a wide
range of conditions.
• BIST offers several advantages over traditional test methods, including more
comprehensive testing, reduced testing costs, and faster production times. As
such, it is becoming an increasingly popular technique for testing integrated
circuits, including LDOs.
!!Thank You!!

More Related Content

Similar to testing and testibility.pptx

design and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatordesign and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatorvaibhav jindal
 
3 test economic_test_equipments_yield
3 test economic_test_equipments_yield3 test economic_test_equipments_yield
3 test economic_test_equipments_yieldUsha Mehta
 
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...MIPI Alliance
 
Test pattern Generation for 4:1 MUX
Test pattern Generation for 4:1 MUXTest pattern Generation for 4:1 MUX
Test pattern Generation for 4:1 MUXUrmilasSrinivasan
 
Understanding printed board assembly using simulation with design of experime...
Understanding printed board assembly using simulation with design of experime...Understanding printed board assembly using simulation with design of experime...
Understanding printed board assembly using simulation with design of experime...Kiran Hanjar
 
Ultrasonic guided waves application on oil and gas pipeline
Ultrasonic guided waves application on oil and gas pipelineUltrasonic guided waves application on oil and gas pipeline
Ultrasonic guided waves application on oil and gas pipelineMohammad Javad Ranjbar
 
Making of an Application Specific Integrated Circuit
Making of an Application Specific Integrated CircuitMaking of an Application Specific Integrated Circuit
Making of an Application Specific Integrated CircuitSWINDONSilicon
 
An engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesAn engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesValencell, Inc
 
High performance low leakage power full subtractor circuit design using rate ...
High performance low leakage power full subtractor circuit design using rate ...High performance low leakage power full subtractor circuit design using rate ...
High performance low leakage power full subtractor circuit design using rate ...eSAT Publishing House
 
3 phase energy meter on Zigbee1
3 phase energy meter on Zigbee13 phase energy meter on Zigbee1
3 phase energy meter on Zigbee1Sumit Vyas
 
Visible light communication (vlc) systems
Visible light communication (vlc) systemsVisible light communication (vlc) systems
Visible light communication (vlc) systemsCKSunith1
 
Detection and prevention
Detection and preventionDetection and prevention
Detection and preventionSRI NISHITH
 
Electrical Rule Check Verification Methodology For SoC
Electrical Rule Check Verification Methodology For SoCElectrical Rule Check Verification Methodology For SoC
Electrical Rule Check Verification Methodology For SoCIRJET Journal
 
Printed circuit board (PCB) FUNCATIONAL TEST BENCH.pptx
Printed circuit board (PCB) FUNCATIONAL TEST BENCH.pptxPrinted circuit board (PCB) FUNCATIONAL TEST BENCH.pptx
Printed circuit board (PCB) FUNCATIONAL TEST BENCH.pptxNeometrix_Engineering_Pvt_Ltd
 
HC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iA
HC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iAHC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iA
HC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iASaurabh Dighe
 
PRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTS
PRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTSPRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTS
PRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTSRAJESHREDDY703573
 

Similar to testing and testibility.pptx (20)

design and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatordesign and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillator
 
3 test economic_test_equipments_yield
3 test economic_test_equipments_yield3 test economic_test_equipments_yield
3 test economic_test_equipments_yield
 
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
 
Test pattern Generation for 4:1 MUX
Test pattern Generation for 4:1 MUXTest pattern Generation for 4:1 MUX
Test pattern Generation for 4:1 MUX
 
Megger regidez dielectrica oil test- OTS seminar
Megger   regidez dielectrica oil test- OTS seminarMegger   regidez dielectrica oil test- OTS seminar
Megger regidez dielectrica oil test- OTS seminar
 
Understanding printed board assembly using simulation with design of experime...
Understanding printed board assembly using simulation with design of experime...Understanding printed board assembly using simulation with design of experime...
Understanding printed board assembly using simulation with design of experime...
 
Ultrasonic guided waves application on oil and gas pipeline
Ultrasonic guided waves application on oil and gas pipelineUltrasonic guided waves application on oil and gas pipeline
Ultrasonic guided waves application on oil and gas pipeline
 
Making of an Application Specific Integrated Circuit
Making of an Application Specific Integrated CircuitMaking of an Application Specific Integrated Circuit
Making of an Application Specific Integrated Circuit
 
An engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesAn engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearables
 
High performance low leakage power full subtractor circuit design using rate ...
High performance low leakage power full subtractor circuit design using rate ...High performance low leakage power full subtractor circuit design using rate ...
High performance low leakage power full subtractor circuit design using rate ...
 
3 phase energy meter on Zigbee1
3 phase energy meter on Zigbee13 phase energy meter on Zigbee1
3 phase energy meter on Zigbee1
 
Visible light communication (vlc) systems
Visible light communication (vlc) systemsVisible light communication (vlc) systems
Visible light communication (vlc) systems
 
Detection and prevention
Detection and preventionDetection and prevention
Detection and prevention
 
Electrical Rule Check Verification Methodology For SoC
Electrical Rule Check Verification Methodology For SoCElectrical Rule Check Verification Methodology For SoC
Electrical Rule Check Verification Methodology For SoC
 
Printed circuit board (PCB) FUNCATIONAL TEST BENCH.pptx
Printed circuit board (PCB) FUNCATIONAL TEST BENCH.pptxPrinted circuit board (PCB) FUNCATIONAL TEST BENCH.pptx
Printed circuit board (PCB) FUNCATIONAL TEST BENCH.pptx
 
EIT_Presentation
EIT_PresentationEIT_Presentation
EIT_Presentation
 
Fingerprint Biometrics
Fingerprint BiometricsFingerprint Biometrics
Fingerprint Biometrics
 
HC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iA
HC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iAHC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iA
HC24.29.625-IA-23-Wide-Ruhl-Intel_2012_NTV_iA
 
Shedding a Light on Streetlight Meter Testing_Emerging Tech.pptx
Shedding a Light on Streetlight Meter Testing_Emerging Tech.pptxShedding a Light on Streetlight Meter Testing_Emerging Tech.pptx
Shedding a Light on Streetlight Meter Testing_Emerging Tech.pptx
 
PRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTS
PRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTSPRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTS
PRELIMINARY ROBOTIC SYSTEM DESIGN USING HARDWARE EMBEDDED COMPONENTS
 

Recently uploaded

AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsvanyagupta248
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdfKamal Acharya
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxSCMS School of Architecture
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxMuhammadAsimMuhammad6
 
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptxrouholahahmadi9876
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network DevicesChandrakantDivate1
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxkalpana413121
 
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...jabtakhaidam7
 
Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...ppkakm
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VDineshKumar4165
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdfKamal Acharya
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...Amil baba
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityMorshed Ahmed Rahath
 
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...ronahami
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaOmar Fathy
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Arindam Chakraborty, Ph.D., P.E. (CA, TX)
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Ramkumar k
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXssuser89054b
 

Recently uploaded (20)

AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
 
Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 

testing and testibility.pptx

  • 1. DESIGN FOR TESTABILITY OF LOW DROPOUT REGULATORS Name: Suyog Dhakne PRN: 1032221480
  • 2. Index • Introduction • The Challenges of Testing LDOs • BIST Basics • Implementing BIST for LDOs • Advantages of Using BIST for LDOs • Conclusion
  • 3. Introduction • Integrated LDOs are closed loop systems, characterization of their gain and bandwidth is critical. • Generally, gain and bandwidth parameters are extracted from LDO design simulations. • However, LDO loop parameter testing requires breaking the loop and injecting a test signal into the IC.
  • 4. • This paper presents test bed simulations and new test techniques for direct on-chip vector less measurement of LDO DC loop gain and bandwidth. • This new test technique has been applied to measure a working LDO test IC developed in a 65nm CMOS UMC technology. • The simulation and practical implementation results show close agreement and the proposed test techniques can be practically integrated in a BIST structure.
  • 5.
  • 6. The Challenges of Testing LDOs • LDOs are designed to regulate voltage with very low input-output voltage difference, typically only a few hundred millivolts. This means that any noise or variation in the input voltage can significantly affect the output voltage, making it difficult to measure accurately. • Additionally, LDOs are often used in power-hungry applications, such as microprocessors and graphics cards, which require high current capabilities. Testing LDOs under these conditions can be challenging, as traditional test methods may not be able to supply enough current to properly stress the regulator.
  • 7.
  • 8. Build In Self-Test • BIST involves incorporating test circuitry into the design of an integrated circuit. This circuitry allows the chip to test itself without requiring external test equipment or complex test procedures. • BIST typically involves adding a set of test registers to the chip, along with a test controller that can generate test patterns and analyze the results. During testing, the chip enters a special test mode where it runs through a series of pre-defined test patterns and checks the results against expected values.
  • 9. Implementing BIST for LDOs • To implement BIST for LDOs, additional circuitry must be added to the regulator design. This circuitry includes a test generator that can produce test signals at the input of the LDO, and a test response analyzer that can measure the output of the regulator and compare it to expected values. • During testing, the LDO is put into a special test mode where it receives a series of test signals from the test generator. The output of the regulator is then compared to expected values using the test response analyzer. If any discrepancies are found, the LDO can be flagged as defective and removed from production.
  • 10.
  • 11. Test Mode I – Servo loop for DC Loop Gain Measurement:
  • 12.
  • 13. Test Mode II – Oscillator based Test Strategy for UGBW Measurement:
  • 14.
  • 15. Advantages of Using BIST for LDOs • Using BIST to test LDOs offers several advantages over traditional test methods. First, it allows for more comprehensive testing of the regulator, as the chip can test itself under a wide range of conditions and load scenarios. • Additionally, BIST can reduce the cost and complexity of testing LDOs, as it eliminates the need for external test equipment and specialized test procedures. This can lead to faster production times and lower manufacturing costs.
  • 16. Conclusion • Testing LDOs can be challenging due to their low input-output voltage difference and high current capabilities. However, by implementing BIST, designers can ensure that their regulators are thoroughly tested under a wide range of conditions. • BIST offers several advantages over traditional test methods, including more comprehensive testing, reduced testing costs, and faster production times. As such, it is becoming an increasingly popular technique for testing integrated circuits, including LDOs.