SlideShare a Scribd company logo
1 of 9
Download to read offline
Basic Logic gates
Param Radadiya 1
Logic gates are devices that can combine multiple inputs at independent
logic levels and come up with an output accordingly. There are many kinds of
logic gates, and the distinction lies in that each kind processes the inputs
differently, and may give different outputs for the same inputs.
The way the logic gate processes different inputs is given in a truth table
for that gate, which lists all the possible combinations of inputs next to their
outputs. An example is given for a simple one-input gate with the function of
giving the opposite logic level at the output to the one at the input. The inputs
are given on the left, and the outputs are on the right. Generally, the inputs are
called A, B, C, etc., and the output is labelled Q. In this case, there are only two
possible inputs, 1 or 0, but logic gates can have any number of inputs.
Introduction:
Param Radadiya
2
➢ AND gate :
• The AND gate is an electronic circuit that gives a true output
(1) only if all its inputs are true. A dot (·) is used to show
the AND operation i.e. A·B.
• Note that the dot is sometimes omitted i.e. AB
(Symbol)
Input A Input B Output
Y = A∙B
0 0 0
0 1 0
1 0 0
1 1 1
Inputs Output
• Boolean Expression : Y = A∙B
(Truth Table) (Circuit)
Param Radadiya
3
➢NOT gate :
• The NOT gate is an circuit that gives inverse output
of given input.
• It’s also known as an inverter.
(Symbol)
Inputs Output
• Boolean Expression : Y = Ā or Y = A’
Switch A Switch B Output
Y = A+B
0 0 0
0 1 1
(Truth
Table)
(Circuit)
Param Radadiya
4
➢OR gate :
• The OR gate is an electronic circuit that gives a true
output (1) if one or more of its inputs are true. A
plus (+) is used to show the OR operation.
(Symbol)
Inputs Output
• Boolean Expression : Y = A+B
Input A Input B Output
Y = A+B
0 0 0
0 1 1
1 0 1
1 1 1
(Truth Table)
(Circuit)
Param Radadiya
5
➢NAND gate :
•This is a NOT-AND gate which is equal to an AND gate
followed by a NOT gate.
•It’s UNIVERSAL gate.
•The outputs of all NAND gates are true if any of the inputs are
false.
•The symbol is an AND gate with a small circle on the output.
The small circle represents inversion
(Symbol)
Inputs Output
• Boolean Expression : Y = 𝐴 ∙ 𝐵
Input A Input B Output
Y = 𝐴 ∙ 𝐵
0 0 1
0 1 1
1 0 1
1 1 0
(Truth Table)
Param Radadiya
6
➢NOR gate :
•This is a NOT-OR gate which is equal to an OR gate
followed by a NOT gate.
•It’s UNIVERSAL gate.
•The outputs of all NOR gates are false if
any of the inputs are true.
•The symbol is an OR gate with a small circle on the
output. The small circle represents inversion.
(Symbol)
Inputs Output
• Boolean Expression : Y = 𝐴 + 𝐵
Input A Input B Output
Y = 𝐴 + 𝐵
0 0 1
0 1 0
1 0 0
1 1 0
(Truth Table)
Param Radadiya
7
➢EX-OR gate :
• The 'Exclusive-OR' gate is a circuit which will give a
true output if either, but not both, of its two inputs
are true.
• An encircled plus sign (⊕) is used to show the
EXOR operation.
(Symbol)
Inputs Output
• Boolean Expression : Y = A ⊕B
Input A Input B Output
Y = A ⊕B
0 0 0
0 1 1
1 0 1
1 1 0
(Truth Table)
Param Radadiya
8
➢EX-NOR gate :
•The 'Exclusive-NOR' gate circuit does the opposite to the EXOR
gate.
•It will give a false output if either, but not both, of its two inputs
are true.
•The symbol is an EXOR gate with a small circle on the
output.
•The small circle represents inversion.
(Symbol)
Inputs Output
• Boolean Expression : Y =A ⊕ B
Input A Input B Output
Y =A ⊕ B
0 0 1
0 1 0
1 0 0
1 1 1
(Truth Table)
Param Radadiya
9

More Related Content

What's hot

What's hot (20)

Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Computer logic and gates
Computer logic and gatesComputer logic and gates
Computer logic and gates
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Signed Binary Numbers
Signed Binary NumbersSigned Binary Numbers
Signed Binary Numbers
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Logic gate
Logic gateLogic gate
Logic gate
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
Floating point representation
Floating point representationFloating point representation
Floating point representation
 
Finite State Machine.ppt.pptx
Finite State Machine.ppt.pptxFinite State Machine.ppt.pptx
Finite State Machine.ppt.pptx
 
Register in Digital Logic
Register in Digital LogicRegister in Digital Logic
Register in Digital Logic
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 

Similar to Basic logic gates

067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
MITS
 
067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
MITS
 

Similar to Basic logic gates (20)

Digital logic Gates of Computer Science
Digital logic Gates of Computer ScienceDigital logic Gates of Computer Science
Digital logic Gates of Computer Science
 
Logic gates and Digital system.pptx
Logic gates and Digital system.pptxLogic gates and Digital system.pptx
Logic gates and Digital system.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptx
 
logic gates
logic gates logic gates
logic gates
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
Logic gates and Boolean.pdf
Logic gates and Boolean.pdfLogic gates and Boolean.pdf
Logic gates and Boolean.pdf
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
INTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATESINTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATES
 
Logic gates
Logic gatesLogic gates
Logic gates
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
 
adict2022_315_M.A.HASMA_IICT#1.pptx
adict2022_315_M.A.HASMA_IICT#1.pptxadict2022_315_M.A.HASMA_IICT#1.pptx
adict2022_315_M.A.HASMA_IICT#1.pptx
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
 
CSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic GatesCSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic Gates
 
067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
 
067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
 
digital electronics .pptx
digital electronics .pptxdigital electronics .pptx
digital electronics .pptx
 

More from Param Radadiya (6)

Technical Proposal for computer laboratory setup
Technical Proposal for computer laboratory setupTechnical Proposal for computer laboratory setup
Technical Proposal for computer laboratory setup
 
Strategies to improve english writing
Strategies to improve english writing Strategies to improve english writing
Strategies to improve english writing
 
Superconductivity
SuperconductivitySuperconductivity
Superconductivity
 
Database architacture
Database architactureDatabase architacture
Database architacture
 
Database users
Database usersDatabase users
Database users
 
Type of Database Management System
Type of Database Management SystemType of Database Management System
Type of Database Management System
 

Recently uploaded

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 

Recently uploaded (20)

MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectors
 
Spring Boot vs Quarkus the ultimate battle - DevoxxUK
Spring Boot vs Quarkus the ultimate battle - DevoxxUKSpring Boot vs Quarkus the ultimate battle - DevoxxUK
Spring Boot vs Quarkus the ultimate battle - DevoxxUK
 
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Ransomware_Q4_2023. The report. [EN].pdf
Ransomware_Q4_2023. The report. [EN].pdfRansomware_Q4_2023. The report. [EN].pdf
Ransomware_Q4_2023. The report. [EN].pdf
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
Corporate and higher education May webinar.pptx
Corporate and higher education May webinar.pptxCorporate and higher education May webinar.pptx
Corporate and higher education May webinar.pptx
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024
 
Manulife - Insurer Transformation Award 2024
Manulife - Insurer Transformation Award 2024Manulife - Insurer Transformation Award 2024
Manulife - Insurer Transformation Award 2024
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 

Basic logic gates

  • 2. Logic gates are devices that can combine multiple inputs at independent logic levels and come up with an output accordingly. There are many kinds of logic gates, and the distinction lies in that each kind processes the inputs differently, and may give different outputs for the same inputs. The way the logic gate processes different inputs is given in a truth table for that gate, which lists all the possible combinations of inputs next to their outputs. An example is given for a simple one-input gate with the function of giving the opposite logic level at the output to the one at the input. The inputs are given on the left, and the outputs are on the right. Generally, the inputs are called A, B, C, etc., and the output is labelled Q. In this case, there are only two possible inputs, 1 or 0, but logic gates can have any number of inputs. Introduction: Param Radadiya 2
  • 3. ➢ AND gate : • The AND gate is an electronic circuit that gives a true output (1) only if all its inputs are true. A dot (·) is used to show the AND operation i.e. A·B. • Note that the dot is sometimes omitted i.e. AB (Symbol) Input A Input B Output Y = A∙B 0 0 0 0 1 0 1 0 0 1 1 1 Inputs Output • Boolean Expression : Y = A∙B (Truth Table) (Circuit) Param Radadiya 3
  • 4. ➢NOT gate : • The NOT gate is an circuit that gives inverse output of given input. • It’s also known as an inverter. (Symbol) Inputs Output • Boolean Expression : Y = Ā or Y = A’ Switch A Switch B Output Y = A+B 0 0 0 0 1 1 (Truth Table) (Circuit) Param Radadiya 4
  • 5. ➢OR gate : • The OR gate is an electronic circuit that gives a true output (1) if one or more of its inputs are true. A plus (+) is used to show the OR operation. (Symbol) Inputs Output • Boolean Expression : Y = A+B Input A Input B Output Y = A+B 0 0 0 0 1 1 1 0 1 1 1 1 (Truth Table) (Circuit) Param Radadiya 5
  • 6. ➢NAND gate : •This is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. •It’s UNIVERSAL gate. •The outputs of all NAND gates are true if any of the inputs are false. •The symbol is an AND gate with a small circle on the output. The small circle represents inversion (Symbol) Inputs Output • Boolean Expression : Y = 𝐴 ∙ 𝐵 Input A Input B Output Y = 𝐴 ∙ 𝐵 0 0 1 0 1 1 1 0 1 1 1 0 (Truth Table) Param Radadiya 6
  • 7. ➢NOR gate : •This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. •It’s UNIVERSAL gate. •The outputs of all NOR gates are false if any of the inputs are true. •The symbol is an OR gate with a small circle on the output. The small circle represents inversion. (Symbol) Inputs Output • Boolean Expression : Y = 𝐴 + 𝐵 Input A Input B Output Y = 𝐴 + 𝐵 0 0 1 0 1 0 1 0 0 1 1 0 (Truth Table) Param Radadiya 7
  • 8. ➢EX-OR gate : • The 'Exclusive-OR' gate is a circuit which will give a true output if either, but not both, of its two inputs are true. • An encircled plus sign (⊕) is used to show the EXOR operation. (Symbol) Inputs Output • Boolean Expression : Y = A ⊕B Input A Input B Output Y = A ⊕B 0 0 0 0 1 1 1 0 1 1 1 0 (Truth Table) Param Radadiya 8
  • 9. ➢EX-NOR gate : •The 'Exclusive-NOR' gate circuit does the opposite to the EXOR gate. •It will give a false output if either, but not both, of its two inputs are true. •The symbol is an EXOR gate with a small circle on the output. •The small circle represents inversion. (Symbol) Inputs Output • Boolean Expression : Y =A ⊕ B Input A Input B Output Y =A ⊕ B 0 0 1 0 1 0 1 0 0 1 1 1 (Truth Table) Param Radadiya 9