SlideShare a Scribd company logo
1 of 1
EDA Tools Proficiency:
COMPANY EDA TOOLS Tool Description
Selfass’t (Avg,
Good,Very
Good,Excellent)
ATRENTA CDC
RTL Signoff,Clock,Reset
domaincrossings,SOC
modeling VeryGood
Adv-Lint FunctionAnalysis Good
Voyager(Hybrid) Formal verification VeryGood
Console SE GUI platformforSpyglass VeryGood
SG-shell TCL platformfor Spyglass VeryGood
OtherAtrentaTools
Lint,Base,Constraints,DFT
and Txv NA
SYNOPSYS DesignCompiler(DC) RTL Signoff Good
Formality
Formal
Verification(Equivalence
Checking) Excellent
Prime Time StaticTimingAnalysisTool Good
VCS
VerificationandSimulation
Tool Average
MAGMA Blast-Create RTL Signoff Excellent
TalusDesign RTL signoff Excellent
Blast-Fusion Netlist-GDSII Very Good
TalusVortex Netlist-GDSII VeryGood
Quartz-Formal
Formal
Verification(Equivalence
Checking) Excellent
CADENCE NCSIMVHDL,Verilog Simulators Good
LEC
Formal
Verification(Equivalence
Checking) Good
Mentor Graphics Model-sim
Simulator,Synthesisand
Analyzer veryGood
XILINX ISE6.1 XILINXISE6.1 SimulatorforFPGA Good
LeonardoSpectrum SynthesisTool Good

More Related Content

Similar to jp_EDA Tools Proficiency

Sandeep Kumar Yarlagadda_Professional Resume
Sandeep Kumar Yarlagadda_Professional ResumeSandeep Kumar Yarlagadda_Professional Resume
Sandeep Kumar Yarlagadda_Professional Resume
sandeep kumar yarlagadda
 
Overcoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designsOvercoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designs
Pankaj Singh
 

Similar to jp_EDA Tools Proficiency (20)

Real-time Programming in Java
Real-time Programming in JavaReal-time Programming in Java
Real-time Programming in Java
 
Not your fathers language c++
Not your fathers language c++Not your fathers language c++
Not your fathers language c++
 
Resume
ResumeResume
Resume
 
Lear unified env_paper-1
Lear unified env_paper-1Lear unified env_paper-1
Lear unified env_paper-1
 
Tech Days 2015: Model Based Development with QGen
Tech Days 2015: Model Based Development with QGenTech Days 2015: Model Based Development with QGen
Tech Days 2015: Model Based Development with QGen
 
Siddhi CEP 2nd sideshow presentation
Siddhi CEP 2nd sideshow presentationSiddhi CEP 2nd sideshow presentation
Siddhi CEP 2nd sideshow presentation
 
2nd presantation
2nd presantation2nd presantation
2nd presantation
 
Accelerating automotive test development may 2008
Accelerating automotive test development   may 2008Accelerating automotive test development   may 2008
Accelerating automotive test development may 2008
 
Functional verification techniques EW16 session
Functional verification techniques  EW16 sessionFunctional verification techniques  EW16 session
Functional verification techniques EW16 session
 
Keynote: Machine Learning for Design Automation at DAC 2018
Keynote:  Machine Learning for Design Automation at DAC 2018Keynote:  Machine Learning for Design Automation at DAC 2018
Keynote: Machine Learning for Design Automation at DAC 2018
 
Sandeep Kumar Yarlagadda_Professional Resume
Sandeep Kumar Yarlagadda_Professional ResumeSandeep Kumar Yarlagadda_Professional Resume
Sandeep Kumar Yarlagadda_Professional Resume
 
H S
H SH S
H S
 
H S
H SH S
H S
 
Snug
SnugSnug
Snug
 
Overcoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designsOvercoming challenges of_verifying complex mixed signal designs
Overcoming challenges of_verifying complex mixed signal designs
 
Simulation of Signal Reflection in Digital Design
Simulation of Signal Reflection in Digital DesignSimulation of Signal Reflection in Digital Design
Simulation of Signal Reflection in Digital Design
 
Megamodeling of Complex, Distributed, Heterogeneous CPS Systems
Megamodeling of Complex, Distributed, Heterogeneous CPS SystemsMegamodeling of Complex, Distributed, Heterogeneous CPS Systems
Megamodeling of Complex, Distributed, Heterogeneous CPS Systems
 
Statsd introduction
Statsd introductionStatsd introduction
Statsd introduction
 
Maxim zap cv_asic_backend_04_13
Maxim zap cv_asic_backend_04_13Maxim zap cv_asic_backend_04_13
Maxim zap cv_asic_backend_04_13
 
Nts Presentation.Aerospace
Nts Presentation.AerospaceNts Presentation.Aerospace
Nts Presentation.Aerospace
 

jp_EDA Tools Proficiency

  • 1. EDA Tools Proficiency: COMPANY EDA TOOLS Tool Description Selfass’t (Avg, Good,Very Good,Excellent) ATRENTA CDC RTL Signoff,Clock,Reset domaincrossings,SOC modeling VeryGood Adv-Lint FunctionAnalysis Good Voyager(Hybrid) Formal verification VeryGood Console SE GUI platformforSpyglass VeryGood SG-shell TCL platformfor Spyglass VeryGood OtherAtrentaTools Lint,Base,Constraints,DFT and Txv NA SYNOPSYS DesignCompiler(DC) RTL Signoff Good Formality Formal Verification(Equivalence Checking) Excellent Prime Time StaticTimingAnalysisTool Good VCS VerificationandSimulation Tool Average MAGMA Blast-Create RTL Signoff Excellent TalusDesign RTL signoff Excellent Blast-Fusion Netlist-GDSII Very Good TalusVortex Netlist-GDSII VeryGood Quartz-Formal Formal Verification(Equivalence Checking) Excellent CADENCE NCSIMVHDL,Verilog Simulators Good LEC Formal Verification(Equivalence Checking) Good Mentor Graphics Model-sim Simulator,Synthesisand Analyzer veryGood XILINX ISE6.1 XILINXISE6.1 SimulatorforFPGA Good LeonardoSpectrum SynthesisTool Good