![At last year’s (June, 2009) ISC in Hamburg: ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]](data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)
Recommended
More Related Content
Similar to Chalmers microprocessor sept 2010
Similar to Chalmers microprocessor sept 2010 (20)
Recently uploaded
Recently uploaded (20)
Chalmers microprocessor sept 2010
- 1. Yale Patt The University of Texas at Austin Chalmers University Goteborg, Sweden September 6, 2010 Future High Performance Microprocessors: What will they look like? How will we get there?
- 8. How have we used the available transistors?
- 18. The Asymmetric Chip Multiprocessor (ACMP) Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Large core ACMP Approach Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core Niagara -like core “ Niagara” Approach Large core Large core Large core Large core “ Tile-Large” Approach
- 20. Throughput vs. Serial Performance
- 30. Algorithm Program ISA (Instruction Set Arch) Microarchitecture Circuits Problem Electrons
- 35. At least two problems
Editor's Notes
- As opposed to the current CMPs which either tile large cores for high serial thread performance or tile all small cores for high throughput, the ACMP provides one large core and many small cores. The LARGE core of the ACMP executes the serial, or the non-parallelized, part of the application and the small cores execute the parallelized part. Today I will show how the ACMP paradigm can ALSO improve performance of the parallelized part by accelerating the execution of critical sections. So what are critical sections!!! Homogeneous ISA One (or a few) large core(s) Many small cores All cores on the same interconnect Hardware cache coherence
- The large core and the small cores are functionally similar. The difference is in their performance characterisitcis. We envision the large core to be an aggressive high perofrmance processor. It may include features like out of order execution ,wide fetch, deeper piples, aggressive gbrnach rpediction etc. On the other hand the small core must be POEWR-EFFICIENT. It can be a simple mickey mouse core. It can be in-order with a narrow fetch, a shallow pipline and mickey mouse bernach predictor.
- First, we compare the three approaches analytically. Y-Axis is the speedup achieved over a single conventional P6 core. X-axis is the degree of parallelism which is the percentage of the program parallelized by the programmer. The three curves show performance of ACMP, Niagara, and P6-Tile. When the parallelism is low, both the ACMP and P6-Tile outperform the Niagara approach because of their high-single thread performance. When parallelism is high, the Niagara outperforms both P6-Tile and ACMP because of its high throughput. But when the parallelism is medium, The ACMP outperforms both Niagara and P6-Tile Note that the Tile-Large approach never outperforms the ACMP, However Niagara does because it has a higher throughput.