SlideShare a Scribd company logo
1 of 8
Download to read offline
Basic Logic Gates and Buffers
It is a simple matter to make a NAND gate out of transistors and a resistor:




The resistors on the inputs limit the base-emitter current to just enough to turn the transistors on. It is important
to understand that the inputs are not connected to the output, they only determine whether the output is
connected to +5V or 0 V. You can see that this circuit performs the NAND operation. If both transistors are on
(both inputs +5V or 1) the output will be connected to ground (be at 0V or 0). If either transistor is off, the
output is connected through the resistor to +5V. Here is the circuit behavior presented as a truth table:




The circuit I have shown above is sometimes called transistor-resistor logic, because of the resistor between the
output and the +5V power supply. In most commonly used NAND circuits, there are extra transistors take the
place of this resistor. This improves the performance of the circuit and makes it especially easy to connect to
other digital circuits. These improved logic circuits are called transistor-transistor logic (TTL).

Now that you understand the NAND circuit, we will forever bury the details of it inside a closed box, hiding it
from view. Once we have this circuit in hand, we are concerned only with how to form larger functional units
using NAND gates as the basic building block. If the gates are well designed, as in TTL, they can be hooked up
one to another in essentially unlimited networks. We do not need to know the details of their construction in
order to use them.
Here, all the details are hidden. The last transformation is to replace the box and the word "NAND" with a
certain shape. This will be the schematic symbol for the NAND circuit.




Since all digital circuits have the same +5V and 0V power supply connections, we can eliminate them from the
symbol. However, never forget that they are present.




Since the output of the circuit can sink or source much more current than the inputs use, the output of one
NAND gate can be connected to the input of others in endless chains and infinite combinations. There are a few
limitations. First, a single NAND input does requires a little current. A NAND output can supply (or sink) a
large, but not infinite, current. Because of this, the number of inputs that a single NAND output can be
connected to is limited. In practice, an output can control or drive about 10 inputs. This is called the "fan out" of
the gate. This is not much of a restriction, since most of the circuits we will make will have fan-outs of only a
few gates.

The other limitation is that outputs can never be connected together. Outputs can be connected to inputs, and
inputs to inputs, but never outputs to outputs. This is because outputs can source or sink a large current, and if
two connected outputs are opposite (a one and a zero) there is in effect a short circuit which would damage the
components. In addition, the logic level of the connected outputs would not be defined, that is, it would have
some value between one (5V) and zero (0 V) determined by the resistances in the connected gates.
We will now build the basic logic circuits NOT, AND, OR and XOR from NAND gates. Each logic circuit is
accompanied by its truth table, as we introduced earlier. The simplest is the NOT gate, or inverter.




This gate is made by connecting the two inputs of a NAND gate together. Now, both inputs of the gate will
always be the same, either 0 or 1. Remember the truth table of the NAND gate:




Note that when both inputs A and B are the same, the output is the opposite. By connecting both inputs together
we force both inputs of the NAND gate to be both 0 or both 1, and the NOT gate is born. The NOT gate, or
inverter, has its own symbol, which we will use from now on. Like the other logic gate diagrams the power
supply connections are not shown, since they are understood to be there always.




Here is a circuit diagram of the LED driver from the last section, using the inverter symbol. The details of the
inverter circuit are hidden inside the symbol.




The NOT gate is also called an inverting buffer, which stresses its ability to amplify. If we hook two NOT gates
together we will now have a YES gate or non-inverting buffer.
The YES gate has its own symbol




Note the only difference between the NOT and YES symbols is the little circle at the tip of the triangle.
Sometimes, in logic circuit diagrams, the circle alone is used as a symbol for the NOT (inversion) operation.
Since inverting the input of the YES gate has the same effect as inverting the output, an inverting buffer symbol
could also be drawn as




I will try to avoid the use of the inverter symbol at inputs, but sometimes it greatly simplifies complex logic
circuit diagrams.

Now we come to the logic gates for the AND, OR and XOR operations. The AND operation can be made by
simply inverting the output of a NAND gate.




This is the same as
The AND gate symbol is the NAND gate without the inverting circle at the output




The OR gate is a little more complicated. Using NAND gates it is made this way.




The OR gate is the NAND gate with the inputs inverted.




Using the circle symbols for inverting the inputs is another way to show the OR gate.




The OR gate has its own symbol.
The XOR gate is built from four NAND gates.




The XOR symbol is




The AND, OR and XOR gates all have complementary gates with inverted outputs. We know about the NAND
gate, the complement of the AND gate. Here are the NOR and XNOR gates made with NAND gates. They are
the same as the OR and XOR gates except the output is inverted.
Note the additional NAND gate inverter at the output. The NOR and XNOR gates can also be symbolized using
the small circle to signify inversion of the outputs.




This completes the list of basic logic gates with one or two inputs, and one output. The next step up is to make
gates with three inputs and one output. For our purposes, these are the three-input AND and OR gates. These
multi-input gates can be made from the standard two-input gates. Here is a three-input AND gate, with its
corresponding truth table:




The three-input AND gate can be drawn using a single symbol.




The three-input OR gate can be made in the same way.
It is possible to make AND and OR gates with any number of inputs by combining two-input gates as shown
above.

This completes the description of the basic logic gates. These gates can be combined to make the larger circuits
needed to make a computer processor. These larger circuits are multiplexors (data selectors), registers, the
adder, and the logic that controls the computer.

How to build a computer out of logic gates.

       Home
       Design and Construction
          o ALU
          o Display
          o Control
          o Memory and Input/Output
          o Main Board (Data Path)
       Programming




                                              © Donn Stewart 2010

More Related Content

What's hot

The logic gate circuit
The logic gate circuitThe logic gate circuit
The logic gate circuit
roni Febriandi
 
86409 interfacing the keyboard to 8051 microcontroller
86409 interfacing the keyboard to 8051 microcontroller86409 interfacing the keyboard to 8051 microcontroller
86409 interfacing the keyboard to 8051 microcontroller
bheemsain
 

What's hot (20)

1.ripple carry adder, full adder implementation using half adder.
1.ripple carry adder, full adder implementation using half adder.1.ripple carry adder, full adder implementation using half adder.
1.ripple carry adder, full adder implementation using half adder.
 
Adder ppt
Adder pptAdder ppt
Adder ppt
 
Wireless Rash Driving Detection
Wireless Rash Driving DetectionWireless Rash Driving Detection
Wireless Rash Driving Detection
 
The logic gate circuit
The logic gate circuitThe logic gate circuit
The logic gate circuit
 
Digital Clock
Digital ClockDigital Clock
Digital Clock
 
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
 
86409 interfacing the keyboard to 8051 microcontroller
86409 interfacing the keyboard to 8051 microcontroller86409 interfacing the keyboard to 8051 microcontroller
86409 interfacing the keyboard to 8051 microcontroller
 
Impact of IoT
Impact of IoTImpact of IoT
Impact of IoT
 
Flip flo ps
Flip flo psFlip flo ps
Flip flo ps
 
Elevator Control System using Verilog
Elevator Control System using VerilogElevator Control System using Verilog
Elevator Control System using Verilog
 
8085 lab
8085 lab8085 lab
8085 lab
 
DEL LAB MANUAL
DEL LAB MANUALDEL LAB MANUAL
DEL LAB MANUAL
 
Data flow model -Lecture-4
Data flow model -Lecture-4Data flow model -Lecture-4
Data flow model -Lecture-4
 
IoT Technology Tutorial | IoT Technology Stack | IoT Project Hands-On | Edureka
IoT Technology Tutorial | IoT Technology Stack | IoT Project Hands-On | EdurekaIoT Technology Tutorial | IoT Technology Stack | IoT Project Hands-On | Edureka
IoT Technology Tutorial | IoT Technology Stack | IoT Project Hands-On | Edureka
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
 
Led Flasher Using 555 Timer IC
Led Flasher Using 555 Timer ICLed Flasher Using 555 Timer IC
Led Flasher Using 555 Timer IC
 
boolean 8051
boolean 8051boolean 8051
boolean 8051
 
Four elevator controller
Four elevator controllerFour elevator controller
Four elevator controller
 
DATA TRANSMISSION USING LIFI TECHNOLOGY
 DATA TRANSMISSION USING LIFI TECHNOLOGY DATA TRANSMISSION USING LIFI TECHNOLOGY
DATA TRANSMISSION USING LIFI TECHNOLOGY
 
Applications of 8051 microcontrollers
Applications of 8051 microcontrollersApplications of 8051 microcontrollers
Applications of 8051 microcontrollers
 

Viewers also liked

Inmuno
InmunoInmuno
Inmuno
drbobe
 
Iii. principles of_capital_budgeting
Iii. principles of_capital_budgetingIii. principles of_capital_budgeting
Iii. principles of_capital_budgeting
Ezgi Kurt
 
PAO SCAP Toolkit
PAO SCAP ToolkitPAO SCAP Toolkit
PAO SCAP Toolkit
Thomas King
 
Acceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexualAcceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexual
Comisión Colombiana de Juristas
 
Comparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSIComparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSI
dariospeed
 
Pragas da cultura do Algodao
Pragas da cultura do AlgodaoPragas da cultura do Algodao
Pragas da cultura do Algodao
Marcos Ferreira
 

Viewers also liked (20)

Rfid ass
Rfid assRfid ass
Rfid ass
 
Trabalho imprimir
Trabalho imprimirTrabalho imprimir
Trabalho imprimir
 
Inmuno
InmunoInmuno
Inmuno
 
Iii. principles of_capital_budgeting
Iii. principles of_capital_budgetingIii. principles of_capital_budgeting
Iii. principles of_capital_budgeting
 
Phd plans book final
Phd plans book finalPhd plans book final
Phd plans book final
 
Outcome Mapping: Monitoring and Evaluation Tool
Outcome Mapping: Monitoring and Evaluation ToolOutcome Mapping: Monitoring and Evaluation Tool
Outcome Mapping: Monitoring and Evaluation Tool
 
MANUAL OPENOFFICE WRITER
MANUAL OPENOFFICE WRITERMANUAL OPENOFFICE WRITER
MANUAL OPENOFFICE WRITER
 
trendwatching.com’s CRAMMING
trendwatching.com’s CRAMMINGtrendwatching.com’s CRAMMING
trendwatching.com’s CRAMMING
 
Mercer Signaal - juni 2011
Mercer Signaal - juni 2011Mercer Signaal - juni 2011
Mercer Signaal - juni 2011
 
PAO SCAP Toolkit
PAO SCAP ToolkitPAO SCAP Toolkit
PAO SCAP Toolkit
 
Perdida de valor de la moneda
Perdida de valor de la monedaPerdida de valor de la moneda
Perdida de valor de la moneda
 
2013 Travel&Tourism Trends from World Travel Market
2013 Travel&Tourism Trends from World Travel Market2013 Travel&Tourism Trends from World Travel Market
2013 Travel&Tourism Trends from World Travel Market
 
Acceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexualAcceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexual
 
SeleccióN Del Tema De InvestigacióN
SeleccióN Del Tema De InvestigacióNSeleccióN Del Tema De InvestigacióN
SeleccióN Del Tema De InvestigacióN
 
Libro ISO 20000 Telefonica 65 pag muestra
Libro ISO 20000 Telefonica 65 pag muestraLibro ISO 20000 Telefonica 65 pag muestra
Libro ISO 20000 Telefonica 65 pag muestra
 
Comparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSIComparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSI
 
Big data-analytics-ebook
Big data-analytics-ebookBig data-analytics-ebook
Big data-analytics-ebook
 
Pragas da cultura do Algodao
Pragas da cultura do AlgodaoPragas da cultura do Algodao
Pragas da cultura do Algodao
 
Dogme Workshop Materials
Dogme Workshop MaterialsDogme Workshop Materials
Dogme Workshop Materials
 
General Electric - Strategic Audit Assignment
General Electric - Strategic Audit AssignmentGeneral Electric - Strategic Audit Assignment
General Electric - Strategic Audit Assignment
 

Similar to Basic logic gates and buffers

Similar to Basic logic gates and buffers (20)

Logic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGLogic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSG
 
Basic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfBasic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdf
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Project on orientation programme
Project on orientation programmeProject on orientation programme
Project on orientation programme
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
Digital logic, an inverter or NOT gate
Digital logic, an inverter or NOT gateDigital logic, an inverter or NOT gate
Digital logic, an inverter or NOT gate
 
Edc
EdcEdc
Edc
 
Logic circuits and design PART 3.pptx
Logic circuits and  design PART 3.pptxLogic circuits and  design PART 3.pptx
Logic circuits and design PART 3.pptx
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
Bt0064 logic design1
Bt0064 logic design1Bt0064 logic design1
Bt0064 logic design1
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic Gates & Family.pdf
Logic Gates & Family.pdfLogic Gates & Family.pdf
Logic Gates & Family.pdf
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
 
Chapter 3.pptx
Chapter 3.pptxChapter 3.pptx
Chapter 3.pptx
 
logic gates
logic gateslogic gates
logic gates
 
Logic gate implementing without using ICs by Nimay Giri
Logic gate implementing without using ICs by Nimay GiriLogic gate implementing without using ICs by Nimay Giri
Logic gate implementing without using ICs by Nimay Giri
 
Logic Gates (Physics Investigatory Project Class 11&12).pptx
Logic Gates (Physics Investigatory Project Class 11&12).pptxLogic Gates (Physics Investigatory Project Class 11&12).pptx
Logic Gates (Physics Investigatory Project Class 11&12).pptx
 

Recently uploaded

Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
?#DUbAI#??##{{(☎️+971_581248768%)**%*]'#abortion pills for sale in dubai@
 

Recently uploaded (20)

Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps ScriptAutomating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CVReal Time Object Detection Using Open CV
Real Time Object Detection Using Open CV
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
Manulife - Insurer Innovation Award 2024
Manulife - Insurer Innovation Award 2024Manulife - Insurer Innovation Award 2024
Manulife - Insurer Innovation Award 2024
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
 
Top 10 Most Downloaded Games on Play Store in 2024
Top 10 Most Downloaded Games on Play Store in 2024Top 10 Most Downloaded Games on Play Store in 2024
Top 10 Most Downloaded Games on Play Store in 2024
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
GenAI Risks & Security Meetup 01052024.pdf
GenAI Risks & Security Meetup 01052024.pdfGenAI Risks & Security Meetup 01052024.pdf
GenAI Risks & Security Meetup 01052024.pdf
 
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 

Basic logic gates and buffers

  • 1. Basic Logic Gates and Buffers It is a simple matter to make a NAND gate out of transistors and a resistor: The resistors on the inputs limit the base-emitter current to just enough to turn the transistors on. It is important to understand that the inputs are not connected to the output, they only determine whether the output is connected to +5V or 0 V. You can see that this circuit performs the NAND operation. If both transistors are on (both inputs +5V or 1) the output will be connected to ground (be at 0V or 0). If either transistor is off, the output is connected through the resistor to +5V. Here is the circuit behavior presented as a truth table: The circuit I have shown above is sometimes called transistor-resistor logic, because of the resistor between the output and the +5V power supply. In most commonly used NAND circuits, there are extra transistors take the place of this resistor. This improves the performance of the circuit and makes it especially easy to connect to other digital circuits. These improved logic circuits are called transistor-transistor logic (TTL). Now that you understand the NAND circuit, we will forever bury the details of it inside a closed box, hiding it from view. Once we have this circuit in hand, we are concerned only with how to form larger functional units using NAND gates as the basic building block. If the gates are well designed, as in TTL, they can be hooked up one to another in essentially unlimited networks. We do not need to know the details of their construction in order to use them.
  • 2. Here, all the details are hidden. The last transformation is to replace the box and the word "NAND" with a certain shape. This will be the schematic symbol for the NAND circuit. Since all digital circuits have the same +5V and 0V power supply connections, we can eliminate them from the symbol. However, never forget that they are present. Since the output of the circuit can sink or source much more current than the inputs use, the output of one NAND gate can be connected to the input of others in endless chains and infinite combinations. There are a few limitations. First, a single NAND input does requires a little current. A NAND output can supply (or sink) a large, but not infinite, current. Because of this, the number of inputs that a single NAND output can be connected to is limited. In practice, an output can control or drive about 10 inputs. This is called the "fan out" of the gate. This is not much of a restriction, since most of the circuits we will make will have fan-outs of only a few gates. The other limitation is that outputs can never be connected together. Outputs can be connected to inputs, and inputs to inputs, but never outputs to outputs. This is because outputs can source or sink a large current, and if two connected outputs are opposite (a one and a zero) there is in effect a short circuit which would damage the components. In addition, the logic level of the connected outputs would not be defined, that is, it would have some value between one (5V) and zero (0 V) determined by the resistances in the connected gates.
  • 3. We will now build the basic logic circuits NOT, AND, OR and XOR from NAND gates. Each logic circuit is accompanied by its truth table, as we introduced earlier. The simplest is the NOT gate, or inverter. This gate is made by connecting the two inputs of a NAND gate together. Now, both inputs of the gate will always be the same, either 0 or 1. Remember the truth table of the NAND gate: Note that when both inputs A and B are the same, the output is the opposite. By connecting both inputs together we force both inputs of the NAND gate to be both 0 or both 1, and the NOT gate is born. The NOT gate, or inverter, has its own symbol, which we will use from now on. Like the other logic gate diagrams the power supply connections are not shown, since they are understood to be there always. Here is a circuit diagram of the LED driver from the last section, using the inverter symbol. The details of the inverter circuit are hidden inside the symbol. The NOT gate is also called an inverting buffer, which stresses its ability to amplify. If we hook two NOT gates together we will now have a YES gate or non-inverting buffer.
  • 4. The YES gate has its own symbol Note the only difference between the NOT and YES symbols is the little circle at the tip of the triangle. Sometimes, in logic circuit diagrams, the circle alone is used as a symbol for the NOT (inversion) operation. Since inverting the input of the YES gate has the same effect as inverting the output, an inverting buffer symbol could also be drawn as I will try to avoid the use of the inverter symbol at inputs, but sometimes it greatly simplifies complex logic circuit diagrams. Now we come to the logic gates for the AND, OR and XOR operations. The AND operation can be made by simply inverting the output of a NAND gate. This is the same as
  • 5. The AND gate symbol is the NAND gate without the inverting circle at the output The OR gate is a little more complicated. Using NAND gates it is made this way. The OR gate is the NAND gate with the inputs inverted. Using the circle symbols for inverting the inputs is another way to show the OR gate. The OR gate has its own symbol.
  • 6. The XOR gate is built from four NAND gates. The XOR symbol is The AND, OR and XOR gates all have complementary gates with inverted outputs. We know about the NAND gate, the complement of the AND gate. Here are the NOR and XNOR gates made with NAND gates. They are the same as the OR and XOR gates except the output is inverted.
  • 7. Note the additional NAND gate inverter at the output. The NOR and XNOR gates can also be symbolized using the small circle to signify inversion of the outputs. This completes the list of basic logic gates with one or two inputs, and one output. The next step up is to make gates with three inputs and one output. For our purposes, these are the three-input AND and OR gates. These multi-input gates can be made from the standard two-input gates. Here is a three-input AND gate, with its corresponding truth table: The three-input AND gate can be drawn using a single symbol. The three-input OR gate can be made in the same way.
  • 8. It is possible to make AND and OR gates with any number of inputs by combining two-input gates as shown above. This completes the description of the basic logic gates. These gates can be combined to make the larger circuits needed to make a computer processor. These larger circuits are multiplexors (data selectors), registers, the adder, and the logic that controls the computer. How to build a computer out of logic gates. Home Design and Construction o ALU o Display o Control o Memory and Input/Output o Main Board (Data Path) Programming © Donn Stewart 2010